JPS59155748U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS59155748U
JPS59155748U JP5103183U JP5103183U JPS59155748U JP S59155748 U JPS59155748 U JP S59155748U JP 5103183 U JP5103183 U JP 5103183U JP 5103183 U JP5103183 U JP 5103183U JP S59155748 U JPS59155748 U JP S59155748U
Authority
JP
Japan
Prior art keywords
semiconductor element
semiconductor equipment
bent portion
leads
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5103183U
Other languages
English (en)
Inventor
柴田 啓司
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP5103183U priority Critical patent/JPS59155748U/ja
Publication of JPS59155748U publication Critical patent/JPS59155748U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来例の横断面図、第2図は第1図の側断面図
、第3図は本案の一実施例を示す横断面図、第4図は第
3図の側断面図である。 図中、1は基板部、2はリード、2□〜23はリード片
、3はビード部、4は半導体素子、5は金属細線、6は
樹脂材である。

Claims (1)

    【実用新案登録請求の範囲】
  1. 基板部に半導体素子を固定すると共に、半導体素子の電
    極と複数のリード片よりなるリードとを金属細線にて接
    続し、かつ半導体素子を含む主要部分を樹脂材にてモー
    ルド被覆したものにおいて、上記リードのうち、特定の
    リード片を基板部に対してほぼL形の屈曲部を介して一
    体化すると共に、屈曲部にビード部を形成したことを特
    徴とする半導体装置。
JP5103183U 1983-04-06 1983-04-06 半導体装置 Pending JPS59155748U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5103183U JPS59155748U (ja) 1983-04-06 1983-04-06 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5103183U JPS59155748U (ja) 1983-04-06 1983-04-06 半導体装置

Publications (1)

Publication Number Publication Date
JPS59155748U true JPS59155748U (ja) 1984-10-19

Family

ID=30181460

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5103183U Pending JPS59155748U (ja) 1983-04-06 1983-04-06 半導体装置

Country Status (1)

Country Link
JP (1) JPS59155748U (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52992A (en) * 1975-06-19 1977-01-06 Bayer Ag Method of making polychloroprene latex

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52992A (en) * 1975-06-19 1977-01-06 Bayer Ag Method of making polychloroprene latex

Similar Documents

Publication Publication Date Title
JPS5827934U (ja) 半導体装置
JPS596839U (ja) 半導体装置
JPS59155748U (ja) 半導体装置
JPS60939U (ja) 半導体装置
JPS59191742U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS58155838U (ja) 半導体装置
JPS5991747U (ja) 半導体装置
JPS605147U (ja) 半導体装置
JPS58155836U (ja) 半導体装置
JPS5933254U (ja) 半導体装置
JPS5958941U (ja) 半導体装置
JPS5839058U (ja) 半導体装置
JPS58155849U (ja) 半導体装置
JPS58158453U (ja) 半導体装置
JPS5858346U (ja) 半導体装置
JPS59191741U (ja) 半導体装置
JPS59173348U (ja) 半導体装置
JPS59191744U (ja) 半導体装置
JPS5881937U (ja) 半導体装置
JPS59192845U (ja) 半導体装置
JPS5887339U (ja) 半導体装置
JPS6068654U (ja) 半導体装置
JPS6037253U (ja) 半導体装置
JPS6094836U (ja) 半導体装置