JPS605147U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS605147U
JPS605147U JP9635783U JP9635783U JPS605147U JP S605147 U JPS605147 U JP S605147U JP 9635783 U JP9635783 U JP 9635783U JP 9635783 U JP9635783 U JP 9635783U JP S605147 U JPS605147 U JP S605147U
Authority
JP
Japan
Prior art keywords
semiconductor element
heat sink
lead
semiconductor equipment
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9635783U
Other languages
English (en)
Inventor
福山 昌弘
和仁 堀川
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP9635783U priority Critical patent/JPS605147U/ja
Publication of JPS605147U publication Critical patent/JPS605147U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Die Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来例の横断面図、第2図は第1図の要部側断
面図、第3図は本案の一実施例を示す横断面図、第4図
は第3図の要部側断面図である。 図中、1は放熱板、1aは上面、2は溝部、3は半導体
素子、4はリード、41〜47はリード片、5は金属細
線、6は樹脂材である。

Claims (1)

    【実用新案登録請求の範囲】
  1. 放熱板に半導体素子を固定すると共に、半導体素子の電
    極と一端が半導体素子の近傍に位置するように配置され
    た複数のリード片よりなるリードとを金属細線にて接続
    し、かつ半導体素子を含む主要部分を樹脂材にてモール
    ド被覆したものにおいて、上記リードのうち、特定のリ
    ード片の一端に対向する放熱板の上面に溝部を形成した
    ことを特徴とする半導体装置。
JP9635783U 1983-06-21 1983-06-21 半導体装置 Pending JPS605147U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9635783U JPS605147U (ja) 1983-06-21 1983-06-21 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9635783U JPS605147U (ja) 1983-06-21 1983-06-21 半導体装置

Publications (1)

Publication Number Publication Date
JPS605147U true JPS605147U (ja) 1985-01-14

Family

ID=30229672

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9635783U Pending JPS605147U (ja) 1983-06-21 1983-06-21 半導体装置

Country Status (1)

Country Link
JP (1) JPS605147U (ja)

Similar Documents

Publication Publication Date Title
JPS596839U (ja) 半導体装置
JPS605147U (ja) 半導体装置
JPS60939U (ja) 半導体装置
JPS5933254U (ja) 半導体装置
JPS59191744U (ja) 半導体装置
JPS58155836U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS59191742U (ja) 半導体装置
JPS59192850U (ja) 半導体装置
JPS58158453U (ja) 半導体装置
JPS59192845U (ja) 半導体装置
JPS59191741U (ja) 半導体装置
JPS59192846U (ja) 半導体装置
JPS59155748U (ja) 半導体装置
JPS59192851U (ja) 半導体装置
JPS5889951U (ja) 半導体装置
JPS5991747U (ja) 半導体装置
JPS5887359U (ja) 半導体装置
JPS587346U (ja) 半導体装置
JPS5958941U (ja) 半導体装置
JPS5989547U (ja) 半導体装置
JPS588954U (ja) 半導体装置
JPS5877058U (ja) 半導体装置
JPS5881937U (ja) 半導体装置
JPS6068654U (ja) 半導体装置