JPS59191742U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS59191742U
JPS59191742U JP8619783U JP8619783U JPS59191742U JP S59191742 U JPS59191742 U JP S59191742U JP 8619783 U JP8619783 U JP 8619783U JP 8619783 U JP8619783 U JP 8619783U JP S59191742 U JPS59191742 U JP S59191742U
Authority
JP
Japan
Prior art keywords
semiconductor element
lead
connecting part
semiconductor equipment
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8619783U
Other languages
English (en)
Inventor
小関 隆之
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP8619783U priority Critical patent/JPS59191742U/ja
Publication of JPS59191742U publication Critical patent/JPS59191742U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来例の横断面図、第2図は第1図の側断面図
、第3図は本案の一実施例を示す横断面図、第4図は第
3図の側断面図である。 図中、1は基板、2はリード、21〜23はリード片、
3は連結部、4は半導体素子、6は金属細線、7は樹脂
材である。

Claims (1)

    【実用新案登録請求の範囲】
  1. 基板に半導体素子を固定すると共に、半導体素子の電極
    と一端が半導体素子の近傍に位置するように配置された
    複数のリード片よりなるリードとを金属細線にて接続し
    、かつ半導体素子を含む主要部分を樹脂材にてモールド
    被覆したものにおいて、上記リードのうち、特定のリー
    ・ド片を基板に連結部を介して一体化すると共に、連結
    部を、それと基板とのなす角度θが90°未満になるよ
    うに屈曲したことを特徴とする半導体装置。
JP8619783U 1983-06-06 1983-06-06 半導体装置 Pending JPS59191742U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8619783U JPS59191742U (ja) 1983-06-06 1983-06-06 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8619783U JPS59191742U (ja) 1983-06-06 1983-06-06 半導体装置

Publications (1)

Publication Number Publication Date
JPS59191742U true JPS59191742U (ja) 1984-12-19

Family

ID=30216138

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8619783U Pending JPS59191742U (ja) 1983-06-06 1983-06-06 半導体装置

Country Status (1)

Country Link
JP (1) JPS59191742U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011077211A (ja) * 2009-09-30 2011-04-14 Shindengen Electric Mfg Co Ltd 半導体パッケージ

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4985961A (ja) * 1972-12-22 1974-08-17
JPS5124864B1 (ja) * 1970-06-29 1976-07-27
JPS5279774A (en) * 1975-12-26 1977-07-05 Toshiba Corp Forming method for lead frame for resin sealing
JPS5636161B2 (ja) * 1973-11-20 1981-08-22

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5124864B1 (ja) * 1970-06-29 1976-07-27
JPS4985961A (ja) * 1972-12-22 1974-08-17
JPS5636161B2 (ja) * 1973-11-20 1981-08-22
JPS5279774A (en) * 1975-12-26 1977-07-05 Toshiba Corp Forming method for lead frame for resin sealing

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011077211A (ja) * 2009-09-30 2011-04-14 Shindengen Electric Mfg Co Ltd 半導体パッケージ

Similar Documents

Publication Publication Date Title
JPS5827934U (ja) 半導体装置
JPS596839U (ja) 半導体装置
JPS59191742U (ja) 半導体装置
JPS5933254U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS60939U (ja) 半導体装置
JPS59155748U (ja) 半導体装置
JPS58155836U (ja) 半導体装置
JPS6090841U (ja) 半導体装置
JPS59191744U (ja) 半導体装置
JPS5983052U (ja) 半導体装置
JPS58155838U (ja) 半導体装置
JPS605147U (ja) 半導体装置
JPS5961543U (ja) 半導体装置
JPS59192850U (ja) 半導体装置
JPS5958941U (ja) 半導体装置
JPS59192845U (ja) 半導体装置
JPS5887339U (ja) 半導体装置
JPS5991747U (ja) 半導体装置
JPS59191741U (ja) 半導体装置
JPS58158453U (ja) 半導体装置
JPS5858346U (ja) 半導体装置
JPS5881937U (ja) 半導体装置
JPS6130250U (ja) 半導体装置
JPS5933245U (ja) 半導体装置