JPS58209158A - マスタスライス半導体装置 - Google Patents

マスタスライス半導体装置

Info

Publication number
JPS58209158A
JPS58209158A JP57092737A JP9273782A JPS58209158A JP S58209158 A JPS58209158 A JP S58209158A JP 57092737 A JP57092737 A JP 57092737A JP 9273782 A JP9273782 A JP 9273782A JP S58209158 A JPS58209158 A JP S58209158A
Authority
JP
Japan
Prior art keywords
terminals
input
chip
terminal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57092737A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0141032B2 (enrdf_load_stackoverflow
Inventor
Soichi Ito
伊藤　荘一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57092737A priority Critical patent/JPS58209158A/ja
Publication of JPS58209158A publication Critical patent/JPS58209158A/ja
Publication of JPH0141032B2 publication Critical patent/JPH0141032B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP57092737A 1982-05-31 1982-05-31 マスタスライス半導体装置 Granted JPS58209158A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57092737A JPS58209158A (ja) 1982-05-31 1982-05-31 マスタスライス半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57092737A JPS58209158A (ja) 1982-05-31 1982-05-31 マスタスライス半導体装置

Publications (2)

Publication Number Publication Date
JPS58209158A true JPS58209158A (ja) 1983-12-06
JPH0141032B2 JPH0141032B2 (enrdf_load_stackoverflow) 1989-09-01

Family

ID=14062725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57092737A Granted JPS58209158A (ja) 1982-05-31 1982-05-31 マスタスライス半導体装置

Country Status (1)

Country Link
JP (1) JPS58209158A (enrdf_load_stackoverflow)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5941852A (ja) * 1982-06-24 1984-03-08 ストレイジ・テクノロジ−・パ−トナ−ズ 集積回路チツプ
JPS59139646A (ja) * 1983-01-31 1984-08-10 Hitachi Micro Comput Eng Ltd 半導体集積回路装置
JPS59159557A (ja) * 1983-03-01 1984-09-10 Hitachi Ltd 半導体集積回路装置
JPS61204957A (ja) * 1985-03-08 1986-09-11 Hitachi Ltd 大規模集積回路装置
JPS61263241A (ja) * 1985-05-17 1986-11-21 Matsushita Electronics Corp ゲ−トアレイ
EP0563973A3 (en) * 1992-04-01 1994-08-10 Nec Corp Master slice integrated circuit having a reduced chip size and a reduced power supply noise

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5493375A (en) * 1977-12-30 1979-07-24 Fujitsu Ltd Semiconductor integrated circuit device
JPS5561054A (en) * 1978-10-30 1980-05-08 Mitsubishi Electric Corp Large scale integrated circuit
JPS58197746A (ja) * 1982-05-14 1983-11-17 Hitachi Ltd 半導体集積回路装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5493375A (en) * 1977-12-30 1979-07-24 Fujitsu Ltd Semiconductor integrated circuit device
JPS5561054A (en) * 1978-10-30 1980-05-08 Mitsubishi Electric Corp Large scale integrated circuit
JPS58197746A (ja) * 1982-05-14 1983-11-17 Hitachi Ltd 半導体集積回路装置

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5941852A (ja) * 1982-06-24 1984-03-08 ストレイジ・テクノロジ−・パ−トナ−ズ 集積回路チツプ
JPS59139646A (ja) * 1983-01-31 1984-08-10 Hitachi Micro Comput Eng Ltd 半導体集積回路装置
JPS59159557A (ja) * 1983-03-01 1984-09-10 Hitachi Ltd 半導体集積回路装置
JPS61204957A (ja) * 1985-03-08 1986-09-11 Hitachi Ltd 大規模集積回路装置
JPS61263241A (ja) * 1985-05-17 1986-11-21 Matsushita Electronics Corp ゲ−トアレイ
EP0563973A3 (en) * 1992-04-01 1994-08-10 Nec Corp Master slice integrated circuit having a reduced chip size and a reduced power supply noise
US5422441A (en) * 1992-04-01 1995-06-06 Nec Corporation Master slice integrated circuit having a reduced chip size and a reduced power supply noise

Also Published As

Publication number Publication date
JPH0141032B2 (enrdf_load_stackoverflow) 1989-09-01

Similar Documents

Publication Publication Date Title
US6417462B1 (en) Low cost and high speed 3-load printed wiring board bus topology
JPH01289138A (ja) マスタースライス型半導体集積回路
JP2560805B2 (ja) 半導体装置
JPS58209158A (ja) マスタスライス半導体装置
JPH0786526A (ja) メモリ装置
JPH03259561A (ja) 半導体装置
JPH08306734A (ja) ボンディングパッドオプションを備えた集積回路装置とボンディングパッドオプションの実行方法
JPH04349640A (ja) アナログ・デジタル混在集積回路装置実装体
JPS61208237A (ja) マスタスライス集積回路
JPS60234341A (ja) 半導体集回路装置
JP3179415B2 (ja) 半導体集積回路装置およびその回路選択方法
JPH01132150A (ja) 半導体チップのキャリア基板
JPH02306650A (ja) 半導体装置
KR100487502B1 (ko) 트리플 와이어 본딩을 이용한 마이크로컴퓨터
JPS59193057A (ja) メモリデコ−ダ回路
JPS6348128Y2 (enrdf_load_stackoverflow)
JPH0372655A (ja) 半導体集積回路装置
JPS6126940Y2 (enrdf_load_stackoverflow)
JPH03148132A (ja) スタンダードセル方式の半導体集積回路装置
JPS62196854A (ja) 半導体装置
JPH04152567A (ja) マスタスライスｌｓｉ
JP2850818B2 (ja) 表面実装型半導体集積回路装置及び該装置にエミュレータのコネクタを接続するためのソケット
KR100282994B1 (ko) 기능회로를구비한반도체집적회로장치
JPH01114003A (ja) 抵抗チップ
JPS62268143A (ja) 半導体装置