JPS6348128Y2 - - Google Patents
Info
- Publication number
- JPS6348128Y2 JPS6348128Y2 JP1982039148U JP3914882U JPS6348128Y2 JP S6348128 Y2 JPS6348128 Y2 JP S6348128Y2 JP 1982039148 U JP1982039148 U JP 1982039148U JP 3914882 U JP3914882 U JP 3914882U JP S6348128 Y2 JPS6348128 Y2 JP S6348128Y2
- Authority
- JP
- Japan
- Prior art keywords
- conductive
- conductive surface
- multilayer ceramic
- package
- multilayer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3914882U JPS58142941U (ja) | 1982-03-18 | 1982-03-18 | Icパツケ−ジ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3914882U JPS58142941U (ja) | 1982-03-18 | 1982-03-18 | Icパツケ−ジ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58142941U JPS58142941U (ja) | 1983-09-27 |
JPS6348128Y2 true JPS6348128Y2 (enrdf_load_stackoverflow) | 1988-12-12 |
Family
ID=30050451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3914882U Granted JPS58142941U (ja) | 1982-03-18 | 1982-03-18 | Icパツケ−ジ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58142941U (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050224942A1 (en) * | 2004-03-26 | 2005-10-13 | Fan Ho | Semiconductor device with a plurality of ground planes |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS564595B2 (enrdf_load_stackoverflow) * | 1972-04-28 | 1981-01-30 | ||
JPS495391A (enrdf_load_stackoverflow) * | 1972-05-02 | 1974-01-18 |
-
1982
- 1982-03-18 JP JP3914882U patent/JPS58142941U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58142941U (ja) | 1983-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5786630A (en) | Multi-layer C4 flip-chip substrate | |
US5903050A (en) | Semiconductor package having capacitive extension spokes and method for making the same | |
KR100281813B1 (ko) | 열및전기적으로개선된볼그리드패키지 | |
US5886406A (en) | Power-ground plane for a C4 flip-chip substrate | |
CN100541789C (zh) | 使用通路和重配线的层叠封装 | |
US4975761A (en) | High performance plastic encapsulated package for integrated circuit die | |
US8129759B2 (en) | Semiconductor package and method using isolated VSS plane to accommodate high speed circuitry ground isolation | |
JP2003060153A (ja) | 半導体パッケージ | |
JPH0477469B2 (enrdf_load_stackoverflow) | ||
US6340839B1 (en) | Hybrid integrated circuit | |
JP3443408B2 (ja) | 配線基板及びそれを用いた半導体装置 | |
US5914533A (en) | Multilayer module with thinfilm redistribution area | |
KR940006187Y1 (ko) | 반도체장치 | |
CN100501983C (zh) | 半导体芯片封装 | |
JPS6348128Y2 (enrdf_load_stackoverflow) | ||
JPS6256664B2 (enrdf_load_stackoverflow) | ||
KR200295665Y1 (ko) | 적층형반도체패키지 | |
JP4813786B2 (ja) | 集積回路および集積回路アセンブリ | |
US6137174A (en) | Hybrid ASIC/memory module package | |
WO1999013509A1 (en) | Semiconductor device | |
JP3093278B2 (ja) | 向上したパッド設計による電子パッケージ | |
JPH04349640A (ja) | アナログ・デジタル混在集積回路装置実装体 | |
JPS62111457A (ja) | マルチチツプパツケ−ジ | |
JP2763691B2 (ja) | 電子回路装置 | |
JP2919010B2 (ja) | 半導体集積回路実装構造 |