JPS58182761A - デ−タチエツク方式 - Google Patents

デ−タチエツク方式

Info

Publication number
JPS58182761A
JPS58182761A JP57065949A JP6594982A JPS58182761A JP S58182761 A JPS58182761 A JP S58182761A JP 57065949 A JP57065949 A JP 57065949A JP 6594982 A JP6594982 A JP 6594982A JP S58182761 A JPS58182761 A JP S58182761A
Authority
JP
Japan
Prior art keywords
memory
data
error
parity
multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57065949A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6242302B2 (enExample
Inventor
Osamu Suzuki
修 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57065949A priority Critical patent/JPS58182761A/ja
Publication of JPS58182761A publication Critical patent/JPS58182761A/ja
Publication of JPS6242302B2 publication Critical patent/JPS6242302B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57065949A 1982-04-20 1982-04-20 デ−タチエツク方式 Granted JPS58182761A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57065949A JPS58182761A (ja) 1982-04-20 1982-04-20 デ−タチエツク方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57065949A JPS58182761A (ja) 1982-04-20 1982-04-20 デ−タチエツク方式

Publications (2)

Publication Number Publication Date
JPS58182761A true JPS58182761A (ja) 1983-10-25
JPS6242302B2 JPS6242302B2 (enExample) 1987-09-08

Family

ID=13301731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57065949A Granted JPS58182761A (ja) 1982-04-20 1982-04-20 デ−タチエツク方式

Country Status (1)

Country Link
JP (1) JPS58182761A (enExample)

Also Published As

Publication number Publication date
JPS6242302B2 (enExample) 1987-09-08

Similar Documents

Publication Publication Date Title
JPS58182761A (ja) デ−タチエツク方式
US5796753A (en) High speed test pattern transfer apparatus for semiconductor test system
JPH06309185A (ja) 情報処理装置
JPH01273154A (ja) Ｅｃｃ回路付記憶装置
JPS60549A (ja) メモリ試験方式
JPH02129742A (ja) メモリに対するアドレス信号の異常検出方法
JPS5968898A (ja) Ｔｌｂにおける保護キ−のチエツク方式
JP3071846B2 (ja) パリティーエラー検出方法及びパリティーエラー検出回路
JPS5847798B2 (ja) 記憶装置
JPS5792496A (en) Diagnostic system for memory
JPS6132153A (ja) メモリ制御装置
JPS6055851B2 (ja) アドレスパリティチェック方式
JPS59226955A (ja) プログラム・デバツク装置
JPS641817B2 (enExample)
JPH04232700A (ja) 半導体記憶装置
JPH02302855A (ja) メモリ制御装置
JPS5694447A (en) Test system of parity checker
JPH03283188A (ja) メモリ・システム
JPS6038766A (ja) 記憶システム
JPS63153655A (ja) メモリアクセス制御方式
JPH0242545A (ja) 記憶装置
JPS63223916A (ja) デ−タバツフア回路
JPS58189748A (ja) 状態情報記憶装置
JPS58134343A (ja) 検査ビツト生成方式
JPS5833574B2 (ja) ニユウシユツリヨクソウチ ノ ジヨウタイヒヨウジシテイホウシキ