JPS5768954A - Memory controller - Google Patents

Memory controller

Info

Publication number
JPS5768954A
JPS5768954A JP55145300A JP14530080A JPS5768954A JP S5768954 A JPS5768954 A JP S5768954A JP 55145300 A JP55145300 A JP 55145300A JP 14530080 A JP14530080 A JP 14530080A JP S5768954 A JPS5768954 A JP S5768954A
Authority
JP
Japan
Prior art keywords
counter
write
read
rom7
signal generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55145300A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0262982B2 (enrdf_load_stackoverflow
Inventor
Seiichi Yokozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Corp
Pioneer Electronic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Corp, Pioneer Electronic Corp filed Critical Pioneer Corp
Priority to JP55145300A priority Critical patent/JPS5768954A/ja
Publication of JPS5768954A publication Critical patent/JPS5768954A/ja
Publication of JPH0262982B2 publication Critical patent/JPH0262982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55145300A 1980-10-17 1980-10-17 Memory controller Granted JPS5768954A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55145300A JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55145300A JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Publications (2)

Publication Number Publication Date
JPS5768954A true JPS5768954A (en) 1982-04-27
JPH0262982B2 JPH0262982B2 (enrdf_load_stackoverflow) 1990-12-27

Family

ID=15381950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55145300A Granted JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Country Status (1)

Country Link
JP (1) JPS5768954A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59228441A (ja) * 1983-06-10 1984-12-21 Nec Home Electronics Ltd Ｐｃｍ記録再生装置のクロツク形成回路
JPH01162925A (ja) * 1987-12-18 1989-06-27 Fujitsu Ltd 非同期式速度変換回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59228441A (ja) * 1983-06-10 1984-12-21 Nec Home Electronics Ltd Ｐｃｍ記録再生装置のクロツク形成回路
JPH01162925A (ja) * 1987-12-18 1989-06-27 Fujitsu Ltd 非同期式速度変換回路

Also Published As

Publication number Publication date
JPH0262982B2 (enrdf_load_stackoverflow) 1990-12-27

Similar Documents

Publication Publication Date Title
TW255059B (en) Synchronous memory having parallel output data paths
JPS647252A (en) Array processing system
JPS5668990A (en) Memory circuit
JPS5768954A (en) Memory controller
JPS5435645A (en) Input/output control system for real-time data
JPS57210495A (en) Block access memory
JPS5538604A (en) Memory device
JPS57130150A (en) Register control system
JPS555544A (en) Timing pulse generation circuit
JPS5779547A (en) Digital converting circuit for more than one input analog data
KR100280426B1 (ko) 주파수변환장치
JPS58181346A (ja) デ−タ多重化回路
JPS57196334A (en) Memory interface
JPS54123841A (en) Semiconductor integrated memory element
JPS56168267A (en) Logical device
JPS56109091A (en) Time slot replacing system
EP0129432A3 (en) Digital processor
SU1238093A1 (ru) Устройство дл сопр жени источника и приемника информации
JPS5752905A (en) Step type memory sequencer
SU1238068A1 (ru) Генератор многомерных случайных величин
JPS5577095A (en) Ccd memory unit
JPS5671106A (en) Sequence control device
JPS56103558A (en) Bit buffer circuit
JPS5613849A (en) Data transmitting device
JPS57206947A (en) Controlling circuit for starting signal