JPH0262982B2 - - Google Patents
Info
- Publication number
- JPH0262982B2 JPH0262982B2 JP55145300A JP14530080A JPH0262982B2 JP H0262982 B2 JPH0262982 B2 JP H0262982B2 JP 55145300 A JP55145300 A JP 55145300A JP 14530080 A JP14530080 A JP 14530080A JP H0262982 B2 JPH0262982 B2 JP H0262982B2
- Authority
- JP
- Japan
- Prior art keywords
- read
- signal
- address
- write
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 18
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 230000010354 integration Effects 0.000 claims description 2
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000001934 delay Effects 0.000 description 4
- 238000000605 extraction Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 230000007257 malfunction Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 101100325756 Arabidopsis thaliana BAM5 gene Proteins 0.000 description 1
- 101150046378 RAM1 gene Proteins 0.000 description 1
- 101100476489 Rattus norvegicus Slc20a2 gene Proteins 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000013075 data extraction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55145300A JPS5768954A (en) | 1980-10-17 | 1980-10-17 | Memory controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55145300A JPS5768954A (en) | 1980-10-17 | 1980-10-17 | Memory controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5768954A JPS5768954A (en) | 1982-04-27 |
JPH0262982B2 true JPH0262982B2 (enrdf_load_stackoverflow) | 1990-12-27 |
Family
ID=15381950
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55145300A Granted JPS5768954A (en) | 1980-10-17 | 1980-10-17 | Memory controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5768954A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59228441A (ja) * | 1983-06-10 | 1984-12-21 | Nec Home Electronics Ltd | Pcm記録再生装置のクロツク形成回路 |
JPH01162925A (ja) * | 1987-12-18 | 1989-06-27 | Fujitsu Ltd | 非同期式速度変換回路 |
-
1980
- 1980-10-17 JP JP55145300A patent/JPS5768954A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5768954A (en) | 1982-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4577319A (en) | Error flag processor | |
JPS60112149A (ja) | データ処理装置及びデータワード書込み方法 | |
JPS63269834A (ja) | アドレス発生回路 | |
JPH0262982B2 (enrdf_load_stackoverflow) | ||
US4885750A (en) | Method and apparatus for error correction | |
JPS63108566A (ja) | デイジタルミユ−テイング回路 | |
JPS6288490A (ja) | テレテキスト信号処理回路 | |
JP2655495B2 (ja) | Atmセルフォーマット変換回路 | |
US6356611B1 (en) | Bit rate control interface for the recording and/or reading of digital data | |
US5500825A (en) | Parallel data outputting storage circuit | |
JP2000022649A (ja) | 再サンプリング装置 | |
JPS5833737B2 (ja) | ドウキカホウシキ | |
US5297100A (en) | Address control system for a RAM in a digital audio set | |
JPS6129226A (ja) | チヤネルデ−タ分離装置 | |
JPS5836037A (ja) | Pcm信号伝送方式 | |
JP2508861B2 (ja) | ワ―ド多重時間スイッチ | |
JP2917583B2 (ja) | スタッフ同期回路 | |
JP2669344B2 (ja) | 信号検出回路 | |
KR930008036B1 (ko) | 콤팩트 디스크 롬 데이타의 기록용 어드레스 발생방법과 그 회로 | |
JPS5934025B2 (ja) | バツフアメモリ回路 | |
JPS5812780B2 (ja) | 調歩同期回路 | |
JPH0352694B2 (enrdf_load_stackoverflow) | ||
JPH0379890B2 (enrdf_load_stackoverflow) | ||
JPS59191951A (ja) | 異速度信号多重変換装置 | |
JPH0758950B2 (ja) | フレームアライナ回路 |