JPS5577095A - Ccd memory unit - Google Patents
Ccd memory unitInfo
- Publication number
- JPS5577095A JPS5577095A JP14994178A JP14994178A JPS5577095A JP S5577095 A JPS5577095 A JP S5577095A JP 14994178 A JP14994178 A JP 14994178A JP 14994178 A JP14994178 A JP 14994178A JP S5577095 A JPS5577095 A JP S5577095A
- Authority
- JP
- Japan
- Prior art keywords
- clocks
- φce
- clock signal
- generating circuit
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To reduce the number of clocks of a CCD memory by internally forming a chip enable signal of one transfer clock.
CONSTITUTION: On receiving input signals from prior states, generating circuits 1W 4 generate signals (ϕC1), (-ϕC1), (ϕCE1), and (-ϕCE1). By receiving the output of circuit 1, generating circuit 5 outputs clock signal (ϕ1) whose level becomes high for a certain time from its rise, and similarly generating circuit 6 outputs clock signal (ϕ2). This two-phase signal is used as a transfer clock signal. Output (ϕCE1) of generating circuit 3 exercises control over address-taking-in, data reading and writing operations. In this way, CCD transfer clocks and CE clocks and CE clocks can be reduced to only one in all, and the designing of package can therefore be simplified.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53149941A JPS6043593B2 (en) | 1978-12-06 | 1978-12-06 | memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53149941A JPS6043593B2 (en) | 1978-12-06 | 1978-12-06 | memory device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5577095A true JPS5577095A (en) | 1980-06-10 |
| JPS6043593B2 JPS6043593B2 (en) | 1985-09-28 |
Family
ID=15485907
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP53149941A Expired JPS6043593B2 (en) | 1978-12-06 | 1978-12-06 | memory device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6043593B2 (en) |
-
1978
- 1978-12-06 JP JP53149941A patent/JPS6043593B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6043593B2 (en) | 1985-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS54152931A (en) | Semiconductor memory device | |
| EP1026692A3 (en) | Data output buffers in semiconductor memory devices | |
| JPS56101694A (en) | Semiconductor circuit | |
| JPS5538603A (en) | Semiconductor memory device | |
| JPS5321542A (en) | Error data memory circuit | |
| JPS55134442A (en) | Data transfer unit | |
| JPS5577095A (en) | Ccd memory unit | |
| JPS5663628A (en) | Data processing device | |
| JPS5538604A (en) | Memory device | |
| JPS5549073A (en) | Memory unit | |
| JPS5629755A (en) | Testing device for logic circuit | |
| JPS5499581A (en) | Arrangement decision device | |
| JPS54122944A (en) | Logic circuit | |
| JPS55102046A (en) | Logic circuit | |
| JPS55122216A (en) | Magnetic card read/write control unit | |
| JPS5323525A (en) | Integrated circuit | |
| JPS5567986A (en) | Memory unit | |
| JPS52144230A (en) | C-mos initial reset circuit | |
| JPS5580878A (en) | Magnetic bubble memory device | |
| JPS5478063A (en) | Delay circuit | |
| JPS57193847A (en) | Memory bank dividing circuit | |
| JPS54131831A (en) | Memory unit | |
| JPS54126006A (en) | Information service device | |
| JPS5384437A (en) | Control system for test pattern generation | |
| JPS5541503A (en) | Data buffer for input/output device |