JPS5499581A - Arrangement decision device - Google Patents
Arrangement decision deviceInfo
- Publication number
- JPS5499581A JPS5499581A JP639478A JP639478A JPS5499581A JP S5499581 A JPS5499581 A JP S5499581A JP 639478 A JP639478 A JP 639478A JP 639478 A JP639478 A JP 639478A JP S5499581 A JPS5499581 A JP S5499581A
- Authority
- JP
- Japan
- Prior art keywords
- arrangement
- parts
- unit
- circuit
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
PURPOSE: To reduce greatly the time required for decision of the arrangement by deciding directly the arrangement of the logic gates on the LSI chip as well as the IC's on the print circuit substrate by means of the hardware.
CONSTITUTION: Memory unit 21 composed of plural words is connected to arithmetic unit 22 possessing the functions for the addition and subtraction, the read/ write control and the register each via data signal line 23 and control signal line 24. At the same time, the 4-phase clock signal sent from clock signal generator circuit 25 is applied to arithmetic unit 22 via clock lines 26∼29. With such constitution of the circuit in the arrangement decision device, two actions are possible for the original arrangement phase and the replacement/improvement phase. In other words, the parts numbers, the numbers of the parts to be connected to the above mentioned parts and the information of the coordinates positions are given to unit 21 to perform the original arrangement, and then the clock signal from circuit 25 is applied to unit 22 to select the parts and then to carry out the arrangement calculation.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53006394A JPS6046828B2 (en) | 1978-01-24 | 1978-01-24 | Placement determination device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53006394A JPS6046828B2 (en) | 1978-01-24 | 1978-01-24 | Placement determination device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5499581A true JPS5499581A (en) | 1979-08-06 |
JPS6046828B2 JPS6046828B2 (en) | 1985-10-18 |
Family
ID=11637145
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53006394A Expired JPS6046828B2 (en) | 1978-01-24 | 1978-01-24 | Placement determination device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6046828B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5880853A (en) * | 1981-11-02 | 1983-05-16 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Optimizing system for element configuration |
JP2013511092A (en) * | 2009-11-12 | 2013-03-28 | アルテラ コーポレイション | Method and apparatus for performing hardware assisted placement |
WO2022172609A1 (en) * | 2021-02-10 | 2022-08-18 | パナソニックIpマネジメント株式会社 | Ai module |
-
1978
- 1978-01-24 JP JP53006394A patent/JPS6046828B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5880853A (en) * | 1981-11-02 | 1983-05-16 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Optimizing system for element configuration |
JPH058575B2 (en) * | 1981-11-02 | 1993-02-02 | Intaanashonaru Bijinesu Mashiinzu Corp | |
JP2013511092A (en) * | 2009-11-12 | 2013-03-28 | アルテラ コーポレイション | Method and apparatus for performing hardware assisted placement |
WO2022172609A1 (en) * | 2021-02-10 | 2022-08-18 | パナソニックIpマネジメント株式会社 | Ai module |
Also Published As
Publication number | Publication date |
---|---|
JPS6046828B2 (en) | 1985-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5499581A (en) | Arrangement decision device | |
JPS55122216A (en) | Magnetic card read/write control unit | |
JPS5488749A (en) | Information processor | |
JPS54157444A (en) | Memory control system | |
JPS641075A (en) | Picture processor | |
JPS54154949A (en) | Control system for operation processor | |
JPS5570998A (en) | Block switching system for memory unit | |
JPS5611527A (en) | Clock control system | |
JPS5576422A (en) | Terminal unit | |
JPS5650423A (en) | Initial value set system in information processor | |
JPS55129837A (en) | Microprogram address control unit | |
JPS5487131A (en) | Data processor | |
JPS55166760A (en) | Data processing system | |
JPS55123788A (en) | Dot pattern conversion system | |
JPS5487029A (en) | Information transfer system | |
JPS54122944A (en) | Logic circuit | |
Erickson et al. | A 16-bit monolithic I 3 L processor | |
JPS5523522A (en) | Operation unit | |
JPS5532261A (en) | Memory control system | |
JPS5544674A (en) | Microprogram control unit | |
JPS563486A (en) | Magnetic bubble memory control system | |
JPS5577095A (en) | Ccd memory unit | |
JPS55134463A (en) | Multiprocessor | |
JPS5687129A (en) | Execution order controlling system of microprogram for data processor | |
JPS5562577A (en) | Access processing system at tlb fault |