JPS5611527A - Clock control system - Google Patents
Clock control systemInfo
- Publication number
- JPS5611527A JPS5611527A JP8627079A JP8627079A JPS5611527A JP S5611527 A JPS5611527 A JP S5611527A JP 8627079 A JP8627079 A JP 8627079A JP 8627079 A JP8627079 A JP 8627079A JP S5611527 A JPS5611527 A JP S5611527A
- Authority
- JP
- Japan
- Prior art keywords
- instruction register
- input
- read
- external
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To simplify the wiring and the number of clocks, and to enable the reduction of pattern size, by reading the input from external part of IC to the instruction register, through the use of period not using the data bus.
CONSTITUTION: The inputs 60W63 from external IC are read to the data buses 68W71 via the transistors TR64W67. The read data is tentatively stored to the latch circuits 72W75. The outputs 76W79 of the circuits 72W75 control the instruction register and when the logic block 58 is selected, the level of the source of TR57 is output at the output 59. Further, if not selected, the source potential of TR51 is held. Further, the timings 80, 81 of precharge of this instruction register are constituted that they are in agreement with the timing 82 to read the input of external IC to the buses 68W71 or include, and this repetitive period or that inclusive only enables the input to the instruction register.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8627079A JPS5611527A (en) | 1979-07-06 | 1979-07-06 | Clock control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8627079A JPS5611527A (en) | 1979-07-06 | 1979-07-06 | Clock control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5611527A true JPS5611527A (en) | 1981-02-04 |
Family
ID=13882119
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8627079A Pending JPS5611527A (en) | 1979-07-06 | 1979-07-06 | Clock control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5611527A (en) |
-
1979
- 1979-07-06 JP JP8627079A patent/JPS5611527A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5611527A (en) | Clock control system | |
| JPS5499581A (en) | Arrangement decision device | |
| JPS5663628A (en) | Data processing device | |
| JPS5739438A (en) | Input controlling system | |
| SU961151A1 (en) | Non-binary synchronous counter | |
| JPS54125933A (en) | Read/write control circuit for high-density integrated circuit | |
| JPS54122944A (en) | Logic circuit | |
| JPS57106229A (en) | Cmos multiinput storage circuit | |
| JPS5685132A (en) | Bus controlling system | |
| SU1277781A1 (en) | Multiple-channel converter of time intervals to digital code | |
| JPS584420A (en) | Data transferring system | |
| SU1352627A1 (en) | Multiphase clock generator | |
| SU913588A1 (en) | Code-to-frequency difference converter | |
| SU1439741A1 (en) | Code to time interval converter | |
| GB2003341A (en) | Logic circuits | |
| JPS57193847A (en) | Memory bank dividing circuit | |
| JPS54126006A (en) | Information service device | |
| SU1651686A1 (en) | Multiple-channel device for measuring time intervals | |
| JPS5494839A (en) | Memory unit | |
| KR900002190A (en) | Multi-channel controller | |
| JPS5642844A (en) | Bus system input reader | |
| FR2445672A1 (en) | Identification word generator - receives serial data from bus connecting CPU and peripherals and initiates reply signal | |
| EP0264740A3 (en) | Time partitioned bus arrangement | |
| JPS63282865A (en) | Input/output circuit | |
| JPS54151333A (en) | Memory system |