JPS5541503A - Data buffer for input/output device - Google Patents
Data buffer for input/output deviceInfo
- Publication number
- JPS5541503A JPS5541503A JP11357178A JP11357178A JPS5541503A JP S5541503 A JPS5541503 A JP S5541503A JP 11357178 A JP11357178 A JP 11357178A JP 11357178 A JP11357178 A JP 11357178A JP S5541503 A JPS5541503 A JP S5541503A
- Authority
- JP
- Japan
- Prior art keywords
- input
- rwm
- address
- written
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
PURPOSE: To obtain a circuit equivalent to a shift register by a read/write memory (RWM), a write/read circuit to this RWM and an I/O latch in a data buffer for I/O devices using a shift register function.
CONSTITUTION: When shift pulse 27 is applied, control decoder 10 outputs control signal 20 or 25, and input latch input 16 held in input latch 6 is written in RWM 7. Next, the value of address counter 9 is increased by 1, and the value of RWM 7 is read out to output latch 8. By reapeating this operation, a series of input data is written from address 0 to address N in the RWM because the address counter counts from 0 to N. When the address counter circulates once and returns to 0 again, data written first is read out, and next, input data is written from address 0 again, so that a shift register function can be obtained.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11357178A JPS5541503A (en) | 1978-09-18 | 1978-09-18 | Data buffer for input/output device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11357178A JPS5541503A (en) | 1978-09-18 | 1978-09-18 | Data buffer for input/output device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5541503A true JPS5541503A (en) | 1980-03-24 |
Family
ID=14615611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11357178A Pending JPS5541503A (en) | 1978-09-18 | 1978-09-18 | Data buffer for input/output device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5541503A (en) |
-
1978
- 1978-09-18 JP JP11357178A patent/JPS5541503A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5345120A (en) | Video special effect device | |
JPS5528644A (en) | Memory unit | |
JPS55134442A (en) | Data transfer unit | |
JPS5447438A (en) | Control system for scratch memory | |
JPS5541503A (en) | Data buffer for input/output device | |
JPS5443630A (en) | Memory access control system | |
JPS522330A (en) | Data processig unit | |
JPS57167185A (en) | Memory circuit | |
JPS5663628A (en) | Data processing device | |
JPS5588126A (en) | Data input system to electronic unit | |
JPS5538668A (en) | Memory unit | |
JPS55122216A (en) | Magnetic card read/write control unit | |
JPS5467179A (en) | Control system | |
JPS56168267A (en) | Logical device | |
JPS57193847A (en) | Memory bank dividing circuit | |
JPS5690345A (en) | External register write system | |
JPS57132229A (en) | Direct memory access controller | |
JPS55102046A (en) | Logic circuit | |
JPS5566042A (en) | Memory control circuit | |
JPS5528142A (en) | Control unit | |
JPS56168251A (en) | Data transfer buffer system | |
JPS5557962A (en) | Error detection system | |
JPS55135762A (en) | Ic test unit | |
JPS5567985A (en) | Information processor | |
JPS5430737A (en) | Rule display system |