JPS54159185A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS54159185A JPS54159185A JP6851278A JP6851278A JPS54159185A JP S54159185 A JPS54159185 A JP S54159185A JP 6851278 A JP6851278 A JP 6851278A JP 6851278 A JP6851278 A JP 6851278A JP S54159185 A JPS54159185 A JP S54159185A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- dielectric strength
- substrate
- concentration
- diffusion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 2
- 238000009792 diffusion process Methods 0.000 abstract 2
- 229910052681 coesite Inorganic materials 0.000 abstract 1
- 229910052906 cristobalite Inorganic materials 0.000 abstract 1
- 238000002347 injection Methods 0.000 abstract 1
- 239000007924 injection Substances 0.000 abstract 1
- 238000009413 insulation Methods 0.000 abstract 1
- 239000000377 silicon dioxide Substances 0.000 abstract 1
- 235000012239 silicon dioxide Nutrition 0.000 abstract 1
- 229910052682 stishovite Inorganic materials 0.000 abstract 1
- 229910052905 tridymite Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bipolar Transistors (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
PURPOSE:To establish MOSFET of high dielectric strength, by providing the low concentration layer from the substrate in the semiconductor substrate under the opening of insulation film. CONSTITUTION:The SiO2 film 13 of the P<+> substrate 10 is opened and the P layer 17 is formed with N type ion injection. The concentration and depth of the layer 17 can be determined by referencing the depth of the next N<+> diffusion. Further, the P<-> epitaxial layer 12, gate oxide film 13, and polycrystal Si gate electrode 14 are formed selectively. Succeedingly, the electrode 14 is made conductive with the N<+> diffusion to form the N<+> layers 15 and 16. In this case, even if the N<+> layers 15 and 16 are extended to the P<+> substrate side, the junction is formed with the N<+> layer and the P layer 17. Since the layer 17 is selected with the concentration to obtain desired greater dielectric strength, the increase in the junction capacitance and the lowering in the source and drain dielectric strength as conventional devices can not be taken place.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6851278A JPS54159185A (en) | 1978-06-07 | 1978-06-07 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6851278A JPS54159185A (en) | 1978-06-07 | 1978-06-07 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54159185A true JPS54159185A (en) | 1979-12-15 |
Family
ID=13375835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6851278A Pending JPS54159185A (en) | 1978-06-07 | 1978-06-07 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54159185A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55111178A (en) * | 1979-02-20 | 1980-08-27 | Mitsubishi Electric Corp | Field-effect semiconductor device |
EP0436038A1 (en) * | 1989-07-14 | 1991-07-10 | SEIKO INSTRUMENTS & ELECTRONICS LTD. | Semiconductor device and method of producing the same |
US5347151A (en) * | 1990-12-06 | 1994-09-13 | Mitsubishi Denki Kabushiki Kaisha | DRAM with memory cells having access transistor formed on solid phase epitaxial single crystalline layer and manufacturing method thereof |
US5672530A (en) * | 1993-03-22 | 1997-09-30 | Sharp Microelectronics Technology, Inc. | Method of making MOS transistor with controlled shallow source/drain junction |
-
1978
- 1978-06-07 JP JP6851278A patent/JPS54159185A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55111178A (en) * | 1979-02-20 | 1980-08-27 | Mitsubishi Electric Corp | Field-effect semiconductor device |
EP0436038A1 (en) * | 1989-07-14 | 1991-07-10 | SEIKO INSTRUMENTS & ELECTRONICS LTD. | Semiconductor device and method of producing the same |
US5347151A (en) * | 1990-12-06 | 1994-09-13 | Mitsubishi Denki Kabushiki Kaisha | DRAM with memory cells having access transistor formed on solid phase epitaxial single crystalline layer and manufacturing method thereof |
US5672530A (en) * | 1993-03-22 | 1997-09-30 | Sharp Microelectronics Technology, Inc. | Method of making MOS transistor with controlled shallow source/drain junction |
US5932913A (en) * | 1993-03-22 | 1999-08-03 | Sharp Microelectronics Technology, Inc. | MOS transistor with controlled shallow source/drain junction, source/drain strap portions, and source/drain electrodes on field insulation layers |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5457875A (en) | Semiconductor nonvolatile memory device | |
JPS56125868A (en) | Thin-film semiconductor device | |
GB1242896A (en) | Semiconductor device and method of fabrication | |
GB1447675A (en) | Semiconductor devices | |
JPS55151363A (en) | Mos semiconductor device and fabricating method of the same | |
JPS54159185A (en) | Semiconductor device | |
JPS5649570A (en) | Semiconductor memory and its manufacturing process | |
JPS5458386A (en) | Mos semiconductor device | |
JPS54156483A (en) | Non-volatile semiconductor memory device | |
JPS5632757A (en) | Insulated gate type transistor and integrated circuit | |
JPS54156490A (en) | Forming method of current path in semiconductor | |
JPS5764965A (en) | Semiconductor device | |
JPS53126875A (en) | Gate protecting device | |
JPS56125875A (en) | Semiconductor integrated circuit device | |
JPS55107229A (en) | Method of manufacturing semiconductor device | |
JPS5499578A (en) | Field effect transistor | |
JPS54102877A (en) | Field effect transistor | |
JPS5649575A (en) | Junction type field effect semiconductor | |
JPS54144182A (en) | Semiconductor device | |
JPS56147469A (en) | Semiconductor device | |
JPS57121271A (en) | Field effect transistor | |
JPS572579A (en) | Manufacture of junction type field effect transistor | |
JPS56146276A (en) | Insulating gate type field-effect transistor | |
JPS6417475A (en) | Manufacture of mos semiconductor device | |
JPS5562770A (en) | Insulating gate type field-effect semiconductor device and its preparation |