JPS54134975A - Connection method of semiconductor device - Google Patents

Connection method of semiconductor device

Info

Publication number
JPS54134975A
JPS54134975A JP4213178A JP4213178A JPS54134975A JP S54134975 A JPS54134975 A JP S54134975A JP 4213178 A JP4213178 A JP 4213178A JP 4213178 A JP4213178 A JP 4213178A JP S54134975 A JPS54134975 A JP S54134975A
Authority
JP
Japan
Prior art keywords
electrode
film
plating
protruding electrode
covered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4213178A
Other languages
English (en)
Other versions
JPS6342407B2 (ja
Inventor
Mikio Hirano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP4213178A priority Critical patent/JPS54134975A/ja
Publication of JPS54134975A publication Critical patent/JPS54134975A/ja
Publication of JPS6342407B2 publication Critical patent/JPS6342407B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP4213178A 1978-04-12 1978-04-12 Connection method of semiconductor device Granted JPS54134975A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4213178A JPS54134975A (en) 1978-04-12 1978-04-12 Connection method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4213178A JPS54134975A (en) 1978-04-12 1978-04-12 Connection method of semiconductor device

Publications (2)

Publication Number Publication Date
JPS54134975A true JPS54134975A (en) 1979-10-19
JPS6342407B2 JPS6342407B2 (ja) 1988-08-23

Family

ID=12627371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4213178A Granted JPS54134975A (en) 1978-04-12 1978-04-12 Connection method of semiconductor device

Country Status (1)

Country Link
JP (1) JPS54134975A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5171711A (en) * 1990-10-18 1992-12-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing integrated circuit devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5171711A (en) * 1990-10-18 1992-12-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing integrated circuit devices

Also Published As

Publication number Publication date
JPS6342407B2 (ja) 1988-08-23

Similar Documents

Publication Publication Date Title
JPS5548954A (en) Manufacturing of film carrier
JPS54134975A (en) Connection method of semiconductor device
JPS54161270A (en) Lead frame for integrated-circuit device
JPS6412553A (en) Manufacture of semiconductor device
JPS57104851A (en) Semiconductor sensor
JPS5740943A (en) Semiconductror device
GB2160360A (en) Method of fabricating solar cells
JPS5785247A (en) Formation of fetch electrode
JPS56100482A (en) Manufacture of fet
JPS54121057A (en) Semiconductor device
JPS57188884A (en) Formation of recessed minute multilayer gate electrode
JPS5752142A (en) Bonding method for pellet
JPS57148362A (en) Semiconductor device
JPS57118681A (en) Manufacture of semiconductor light emitting diode
JPS5710947A (en) Semiconductor element
JPS56105653A (en) Gold bump forming method of semiconductor device
JPS5522849A (en) Manufacturing method of material for magnetic- electrical conversion element
JPS5412265A (en) Production of semiconductor elements
JPS5266374A (en) Galvanization of non electrolytic nickel for semiconductor substrate
JPS54121669A (en) Manufacture of semiconductor element
JPS57211776A (en) Manufacture of compound semiconductor device
JPS53136960A (en) Manufacture of stem
JPS57138160A (en) Formation of electrode
JPS6446748A (en) Method for applying and forming chloromethylated polystyrene resist
JPS55118642A (en) Method of fabricating projection on substrate conductor layer