JPH10284544A5 - - Google Patents
Info
- Publication number
- JPH10284544A5 JPH10284544A5 JP1997092609A JP9260997A JPH10284544A5 JP H10284544 A5 JPH10284544 A5 JP H10284544A5 JP 1997092609 A JP1997092609 A JP 1997092609A JP 9260997 A JP9260997 A JP 9260997A JP H10284544 A5 JPH10284544 A5 JP H10284544A5
- Authority
- JP
- Japan
- Prior art keywords
- package substrate
- wiring
- semiconductor chip
- semiconductor device
- main surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9092609A JPH10284544A (ja) | 1997-04-10 | 1997-04-10 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9092609A JPH10284544A (ja) | 1997-04-10 | 1997-04-10 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10284544A JPH10284544A (ja) | 1998-10-23 |
| JPH10284544A5 true JPH10284544A5 (enExample) | 2005-02-24 |
Family
ID=14059187
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9092609A Pending JPH10284544A (ja) | 1997-04-10 | 1997-04-10 | 半導体装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH10284544A (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000340736A (ja) * | 1999-05-26 | 2000-12-08 | Sony Corp | 半導体装置及びその実装構造、並びにこれらの製造方法 |
| JP2001156212A (ja) | 1999-09-16 | 2001-06-08 | Nec Corp | 樹脂封止型半導体装置及びその製造方法 |
| JP4635329B2 (ja) * | 2000-12-01 | 2011-02-23 | 凸版印刷株式会社 | 配線回路基板の製造方法 |
| US6469384B2 (en) * | 2001-02-01 | 2002-10-22 | Fairchild Semiconductor Corporation | Unmolded package for a semiconductor device |
| USRE44438E1 (en) | 2001-02-27 | 2013-08-13 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
| US20020121707A1 (en) * | 2001-02-27 | 2002-09-05 | Chippac, Inc. | Super-thin high speed flip chip package |
| US8143108B2 (en) | 2004-10-07 | 2012-03-27 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
| JP2005268575A (ja) * | 2004-03-19 | 2005-09-29 | Hitachi Ltd | 半導体装置 |
| JP2006237324A (ja) * | 2005-02-25 | 2006-09-07 | Seiko Epson Corp | 半導体装置及びその製造方法 |
| JP5260067B2 (ja) * | 2007-02-01 | 2013-08-14 | 日本特殊陶業株式会社 | 配線基板、半導体パッケージ |
| JP4881369B2 (ja) * | 2008-12-24 | 2012-02-22 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法 |
| JP5330184B2 (ja) * | 2009-10-06 | 2013-10-30 | 新光電気工業株式会社 | 電子部品装置 |
| JP5271402B2 (ja) * | 2011-10-31 | 2013-08-21 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法 |
-
1997
- 1997-04-10 JP JP9092609A patent/JPH10284544A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7067413B2 (en) | Wire bonding method, semiconductor chip, and semiconductor package | |
| SG100674A1 (en) | Semiconductor device and manufacturing method of the same | |
| KR960705357A (ko) | 반도체 장치 | |
| KR970018433A (ko) | 기판에 반도체 장치를 부착시키기 위한 연결구조 | |
| JPH10284544A5 (enExample) | ||
| JPH0595015A (ja) | 半導体装置 | |
| KR970018463A (ko) | 범프, 범프를 갖는 반도체 칩 및 패키지 그리고 실장 방법 및 반도체 장치 | |
| JP2002134685A (ja) | 集積回路装置 | |
| MY119797A (en) | Resin-molded semiconductor device having a lead on chip structure | |
| JP2908350B2 (ja) | 半導体装置 | |
| CA2273223A1 (en) | Chip-size package using a polyimide pcb interposer | |
| JP2798630B2 (ja) | 樹脂封止型半導体装置 | |
| JP3842241B2 (ja) | 半導体装置 | |
| JP3764321B2 (ja) | 半導体装置 | |
| JP3965767B2 (ja) | 半導体チップの基板実装構造 | |
| JP3939056B2 (ja) | 半導体装置 | |
| JPS62131555A (ja) | 半導体集積回路装置 | |
| KR100231842B1 (ko) | 적층형 반도체 패키지 | |
| JPS60154643A (ja) | 半導体装置 | |
| KR930007920Y1 (ko) | 양면 박막회로판을 갖는 이중 패키지 구조 | |
| KR970013233A (ko) | 기판을 이용한 센터 패드(center pad)형태의 칩이 적용된 멀티칩 패키지 | |
| JP3145892B2 (ja) | 樹脂封止型半導体装置 | |
| JPH0496240A (ja) | 半導体集積回路装置およびその実装方法 | |
| KR970077561A (ko) | 금속 기판을 이용한 칩 스케일 패키지(Chip Scale Package) | |
| JPH04240751A (ja) | チップキャリア |