JPH10116243A5 - - Google Patents
Info
- Publication number
- JPH10116243A5 JPH10116243A5 JP1997107173A JP10717397A JPH10116243A5 JP H10116243 A5 JPH10116243 A5 JP H10116243A5 JP 1997107173 A JP1997107173 A JP 1997107173A JP 10717397 A JP10717397 A JP 10717397A JP H10116243 A5 JPH10116243 A5 JP H10116243A5
- Authority
- JP
- Japan
- Prior art keywords
- coupled
- address
- data signals
- electrical contacts
- receive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/641,659 US5640361A (en) | 1996-05-01 | 1996-05-01 | Memory architecture |
| US641,659 | 1996-05-01 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10116243A JPH10116243A (ja) | 1998-05-06 |
| JPH10116243A5 true JPH10116243A5 (https=) | 2005-03-17 |
Family
ID=24573328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9107173A Pending JPH10116243A (ja) | 1996-05-01 | 1997-04-24 | メモリ装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US5640361A (https=) |
| JP (1) | JPH10116243A (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR970051229A (ko) * | 1995-12-22 | 1997-07-29 | 김광호 | 비동기 발생신호를 사용하는 반도체 메모리 장치 |
| KR100329734B1 (ko) * | 1998-04-03 | 2002-06-20 | 박종섭 | 어드레스입력및데이터입력용으로동일단자를겸용하는반도체메모리장치 |
| JP4439033B2 (ja) * | 1999-04-16 | 2010-03-24 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| JP5439567B1 (ja) * | 2012-10-11 | 2014-03-12 | 株式会社東芝 | 半導体装置 |
| US9972610B2 (en) * | 2015-07-24 | 2018-05-15 | Intel Corporation | System-in-package logic and method to control an external packaged memory device |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4479178A (en) * | 1981-07-02 | 1984-10-23 | Texas Instruments Incorporated | Quadruply time-multiplex information bus |
| US5444665A (en) * | 1985-06-17 | 1995-08-22 | Hitachi, Ltd. | Semiconductor memory device |
| JPS62250593A (ja) * | 1986-04-23 | 1987-10-31 | Hitachi Ltd | ダイナミツク型ram |
| JPS6355797A (ja) * | 1986-08-27 | 1988-03-10 | Fujitsu Ltd | メモリ |
| JP2648840B2 (ja) * | 1988-11-22 | 1997-09-03 | 株式会社日立製作所 | 半導体記憶装置 |
| JP3024767B2 (ja) * | 1989-08-29 | 2000-03-21 | 株式会社日立製作所 | アドレス供給システム |
| US5530955A (en) * | 1991-04-01 | 1996-06-25 | Matsushita Electric Industrial Co., Ltd. | Page memory device capable of short cycle access of different pages by a plurality of data processors |
| TW212243B (https=) * | 1991-11-15 | 1993-09-01 | Hitachi Seisakusyo Kk | |
| US5402384A (en) * | 1992-04-24 | 1995-03-28 | Citizen Watch Co., Ltd. | Dynamic ram |
| JPH0831573B2 (ja) * | 1992-10-01 | 1996-03-27 | 日本電気株式会社 | ダイナミックram |
-
1996
- 1996-05-01 US US08/641,659 patent/US5640361A/en not_active Expired - Lifetime
-
1997
- 1997-04-24 JP JP9107173A patent/JPH10116243A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5625163B2 (ja) | 多重プリフェッチi/o構成を備えるデータパスを有するメモリデバイスおよび方法 | |
| US9824036B2 (en) | Memory systems with multiple modules supporting simultaneous access responsive to common memory commands | |
| WO2001069603A3 (en) | Multiple bank simultaneous operation for a flash memory | |
| JPH0572039B2 (https=) | ||
| JPH10241363A5 (https=) | ||
| KR960701449A (ko) | 랜덤 액세스 메모리에 기초하여 구성할 수 있는 어레이(random access memory(ram) based configurable arrays) | |
| WO2003021842A3 (en) | Hybrid circuit having nanotube electromechanical memory | |
| JP3103575B2 (ja) | 半導体記憶装置 | |
| US4796224A (en) | Layout for stable high speed semiconductor memory device | |
| KR970066902A (ko) | 디바이스간 셀 교체를 구현하기 위한 시스템 및 방법 | |
| KR910014937A (ko) | 반도체 기억장치 | |
| KR880010421A (ko) | 오픈 비트선 구조를 가지는 다이나믹형 랜덤 억세스 메모리 | |
| KR860002155A (ko) | 반도체 장치 | |
| KR920001528A (ko) | 동기형 데이터전송회로를 갖춘 다이나믹형 반도체기억장치 | |
| AU5783400A (en) | Testing rambus memories | |
| KR0164391B1 (ko) | 고속동작을 위한 회로 배치 구조를 가지는 반도체 메모리 장치 | |
| JPH10116243A5 (https=) | ||
| TW344896B (en) | Semiconductor memory device | |
| KR970060231A (ko) | 반도체장치 및 반도체기억장치 | |
| EP0788107A3 (en) | Semiconductor memory device | |
| US5640361A (en) | Memory architecture | |
| JP2000172524A (ja) | 半導体記憶装置 | |
| JPS54134934A (en) | Semiconductor memory device | |
| WO2001053944A3 (de) | Redundanter datenspeicher | |
| KR100188016B1 (ko) | 반도체 메모리장치 |