JPH09330891A - 半導体チップおよび半導体チップの製造方法 - Google Patents

半導体チップおよび半導体チップの製造方法

Info

Publication number
JPH09330891A
JPH09330891A JP8145415A JP14541596A JPH09330891A JP H09330891 A JPH09330891 A JP H09330891A JP 8145415 A JP8145415 A JP 8145415A JP 14541596 A JP14541596 A JP 14541596A JP H09330891 A JPH09330891 A JP H09330891A
Authority
JP
Japan
Prior art keywords
cutting
semiconductor chip
groove
wafer
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8145415A
Other languages
English (en)
Japanese (ja)
Inventor
Kouichi Kitaguro
弘一 北黒
Yutaka Kadonishi
裕 門西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to CN97190479A priority Critical patent/CN1097849C/zh
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP8145415A priority patent/JPH09330891A/ja
Priority to PCT/JP1997/001935 priority patent/WO1997047029A1/ja
Priority to EP97924340A priority patent/EP0844648A1/en
Priority to KR1019970708518A priority patent/KR19990022039A/ko
Publication of JPH09330891A publication Critical patent/JPH09330891A/ja
Priority to US09/019,896 priority patent/US6107161A/en
Pending legal-status Critical Current

Links

Classifications

    • H10P54/00—
    • H10P95/00—
    • H10P52/00—

Landscapes

  • Dicing (AREA)
JP8145415A 1996-06-07 1996-06-07 半導体チップおよび半導体チップの製造方法 Pending JPH09330891A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CN97190479A CN1097849C (zh) 1996-06-07 1996-06-06 半导体芯片及半导体芯片的制造方法
JP8145415A JPH09330891A (ja) 1996-06-07 1996-06-07 半導体チップおよび半導体チップの製造方法
PCT/JP1997/001935 WO1997047029A1 (en) 1996-06-07 1997-06-06 Semiconductor chip and method for manufacturing the same
EP97924340A EP0844648A1 (en) 1996-06-07 1997-06-06 Semiconductor chip and method for manufacturing the same
KR1019970708518A KR19990022039A (ko) 1996-06-07 1997-06-06 반도체칩및반도체칩의제조방법
US09/019,896 US6107161A (en) 1996-06-07 1998-02-06 Semiconductor chip and a method for manufacturing thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8145415A JPH09330891A (ja) 1996-06-07 1996-06-07 半導体チップおよび半導体チップの製造方法

Publications (1)

Publication Number Publication Date
JPH09330891A true JPH09330891A (ja) 1997-12-22

Family

ID=15384734

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8145415A Pending JPH09330891A (ja) 1996-06-07 1996-06-07 半導体チップおよび半導体チップの製造方法

Country Status (5)

Country Link
EP (1) EP0844648A1 (OSRAM)
JP (1) JPH09330891A (OSRAM)
KR (1) KR19990022039A (OSRAM)
CN (1) CN1097849C (OSRAM)
WO (1) WO1997047029A1 (OSRAM)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6582993B1 (en) * 1999-12-02 2003-06-24 Fujitsu Limited Method of underfilling semiconductor device
US6803294B2 (en) 2002-05-15 2004-10-12 Renesas Technology Corporation Semiconductor wafer and manufacturing method of semiconductor device
US6821867B2 (en) 2002-05-15 2004-11-23 Renesas Technology Corp. Method for forming grooves in the scribe region to prevent a warp of a semiconductor substrate
JP2009088336A (ja) * 2007-10-01 2009-04-23 Shinko Electric Ind Co Ltd 配線基板
JP2009253025A (ja) * 2008-04-07 2009-10-29 Toyota Central R&D Labs Inc 半導体素子を金属層によって基板に接合したモジュール
US8441105B2 (en) 2008-05-08 2013-05-14 Furukawa Electric Co., Ltd. Semiconductor device, wafer structure and method for fabricating semiconductor device
JP2019096656A (ja) * 2017-11-20 2019-06-20 株式会社沖データ 半導体素子、発光基板、光プリントヘッド、画像形成装置、及び半導体素子の製造方法

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001110755A (ja) * 1999-10-04 2001-04-20 Tokyo Seimitsu Co Ltd 半導体チップ製造方法
JP3368876B2 (ja) * 1999-11-05 2003-01-20 株式会社東京精密 半導体チップ製造方法
KR100359769B1 (ko) * 2000-02-29 2002-11-07 주식회사 하이닉스반도체 하프톤 위상반전 마스크 및 그 제조방법
DE10029035C1 (de) * 2000-06-13 2002-02-28 Infineon Technologies Ag Verfahren zur Bearbeitung eines Wafers
CN101989018B (zh) * 2009-08-05 2012-09-05 群康科技(深圳)有限公司 薄膜晶体管基板
US10421275B2 (en) * 2014-10-30 2019-09-24 Hewlett-Packard Development Company, L.P. Fluid ejection device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56103447A (en) * 1980-01-22 1981-08-18 Toshiba Corp Dicing method of semiconductor wafer
JPS6214440A (ja) * 1985-07-12 1987-01-23 Mitsubishi Electric Corp 半導体ウエハ及びその分割方法
JPS6226839A (ja) * 1985-07-29 1987-02-04 Oki Electric Ind Co Ltd 半導体基板
JPS62186569A (ja) * 1986-02-12 1987-08-14 Nec Corp 電界効果型トランジスタの製造方法
JPS6418733U (OSRAM) * 1987-07-22 1989-01-30
JPH0750700B2 (ja) * 1989-06-27 1995-05-31 三菱電機株式会社 半導体チップの製造方法
JPH05136261A (ja) * 1991-11-15 1993-06-01 Kawasaki Steel Corp 半導体チツプ及びウエハのダイシング方法
US5259925A (en) * 1992-06-05 1993-11-09 Mcdonnell Douglas Corporation Method of cleaning a plurality of semiconductor devices
EP0678904A1 (en) * 1994-04-12 1995-10-25 Lsi Logic Corporation Multicut wafer saw process
JPH08293476A (ja) * 1995-04-21 1996-11-05 Hitachi Ltd 半導体集積回路装置の製造方法および半導体ウエハならびにフォトマスク

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6582993B1 (en) * 1999-12-02 2003-06-24 Fujitsu Limited Method of underfilling semiconductor device
US6803294B2 (en) 2002-05-15 2004-10-12 Renesas Technology Corporation Semiconductor wafer and manufacturing method of semiconductor device
US6821867B2 (en) 2002-05-15 2004-11-23 Renesas Technology Corp. Method for forming grooves in the scribe region to prevent a warp of a semiconductor substrate
JP2009088336A (ja) * 2007-10-01 2009-04-23 Shinko Electric Ind Co Ltd 配線基板
JP2009253025A (ja) * 2008-04-07 2009-10-29 Toyota Central R&D Labs Inc 半導体素子を金属層によって基板に接合したモジュール
US8441105B2 (en) 2008-05-08 2013-05-14 Furukawa Electric Co., Ltd. Semiconductor device, wafer structure and method for fabricating semiconductor device
JP2019096656A (ja) * 2017-11-20 2019-06-20 株式会社沖データ 半導体素子、発光基板、光プリントヘッド、画像形成装置、及び半導体素子の製造方法

Also Published As

Publication number Publication date
CN1190489A (zh) 1998-08-12
EP0844648A4 (OSRAM) 1998-06-17
EP0844648A1 (en) 1998-05-27
KR19990022039A (ko) 1999-03-25
WO1997047029A1 (en) 1997-12-11
CN1097849C (zh) 2003-01-01

Similar Documents

Publication Publication Date Title
EP0032801B1 (en) Method of dicing a semiconductor wafer
US4233091A (en) Method of manufacturing semiconductor devices having improved alignment marks
KR20170138385A (ko) 반도체 다이의 형성 방법
JPH09330891A (ja) 半導体チップおよび半導体チップの製造方法
JPH10270388A (ja) クラックストッパを形成する方法
US3979237A (en) Device isolation in integrated circuits
CN108666207A (zh) 制作半导体元件的方法
US6107161A (en) Semiconductor chip and a method for manufacturing thereof
US4338620A (en) Semiconductor devices having improved alignment marks
CA1055619A (en) Integrated semiconductor circuit arrangement
US4487653A (en) Process for forming and locating buried layers
JP2718901B2 (ja) 半導体装置の製造方法
US20080157280A1 (en) Bjt and method for fabricating the same
US5604371A (en) Semiconductor device with an insulation film having an end covered by a conductive film
US4808542A (en) Process for the stabilization of PN junctions
US5310691A (en) Method of manufacturing semiconductor device including formation of alignment mark
US4740482A (en) Method of manufacturing bipolar transistor
US5403770A (en) Method for forming a field oxide film in a semiconductor device
JP7655024B2 (ja) 炭化珪素半導体装置およびその製造方法
JPH07161684A (ja) 半導体装置の製造方法
JP2003258049A (ja) 半導体装置の製造方法
KR100277884B1 (ko) 반도체 장치의 퓨즈부 및 그 제조방법
JP3174918B2 (ja) 半導体集積回路チップの製造方法
JPH0444336A (ja) 半導体装置の製造方法
EP0721657B1 (en) Method of manufacturing high performance bipolar transistors in a bicmos process

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051003

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060306