JPH081109Y2 - 複数チップ内蔵のicモジュール - Google Patents

複数チップ内蔵のicモジュール

Info

Publication number
JPH081109Y2
JPH081109Y2 JP1987086951U JP8695187U JPH081109Y2 JP H081109 Y2 JPH081109 Y2 JP H081109Y2 JP 1987086951 U JP1987086951 U JP 1987086951U JP 8695187 U JP8695187 U JP 8695187U JP H081109 Y2 JPH081109 Y2 JP H081109Y2
Authority
JP
Japan
Prior art keywords
module
electrode pattern
side direction
chip
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1987086951U
Other languages
English (en)
Japanese (ja)
Other versions
JPS63194773U (US08124630-20120228-C00152.png
Inventor
庸輔 寺田
佳明 肥田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to JP1987086951U priority Critical patent/JPH081109Y2/ja
Publication of JPS63194773U publication Critical patent/JPS63194773U/ja
Application granted granted Critical
Publication of JPH081109Y2 publication Critical patent/JPH081109Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Credit Cards Or The Like (AREA)
JP1987086951U 1987-06-04 1987-06-04 複数チップ内蔵のicモジュール Expired - Lifetime JPH081109Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987086951U JPH081109Y2 (ja) 1987-06-04 1987-06-04 複数チップ内蔵のicモジュール

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987086951U JPH081109Y2 (ja) 1987-06-04 1987-06-04 複数チップ内蔵のicモジュール

Publications (2)

Publication Number Publication Date
JPS63194773U JPS63194773U (US08124630-20120228-C00152.png) 1988-12-15
JPH081109Y2 true JPH081109Y2 (ja) 1996-01-17

Family

ID=30943727

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987086951U Expired - Lifetime JPH081109Y2 (ja) 1987-06-04 1987-06-04 複数チップ内蔵のicモジュール

Country Status (1)

Country Link
JP (1) JPH081109Y2 (US08124630-20120228-C00152.png)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0753989Y2 (ja) * 1988-05-17 1995-12-13 凸版印刷株式会社 Icカード用モジュール
JP4681260B2 (ja) * 2003-11-28 2011-05-11 住友ベークライト株式会社 半導体装置及びその製造方法
JP2005293460A (ja) * 2004-04-05 2005-10-20 Matsushita Electric Ind Co Ltd 非接触icカード用インレットおよび非接触icカード

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61177872U (US08124630-20120228-C00152.png) * 1985-04-24 1986-11-06
JPH07123182B2 (ja) * 1986-05-20 1995-12-25 日立マクセル株式会社 半導体装置

Also Published As

Publication number Publication date
JPS63194773U (US08124630-20120228-C00152.png) 1988-12-15

Similar Documents

Publication Publication Date Title
US5949142A (en) Chip size package and method of manufacturing the same
US4974057A (en) Semiconductor device package with circuit board and resin
JP2515086B2 (ja) 平坦構造様式の電子モジュ―ル
JP3170199B2 (ja) 半導体装置及びその製造方法及び基板フレーム
JPH01251778A (ja) Icカード
US8211754B2 (en) Semiconductor device and manufacturing method thereof
WO1989001873A1 (en) Integrated circuit device and method of producing the same
KR920001689A (ko) 반도체장치 및 그 제조방법
KR920000076B1 (ko) 반도체장치
JPH081109Y2 (ja) 複数チップ内蔵のicモジュール
JP2948595B2 (ja) Icカード用icモジュールおよびその製造方法
JPH081108Y2 (ja) Icモジュール
JP2001223295A (ja) 半導体素子支持基板及びその製造方法並びにそれを用いた半導体装置
JP2526592Y2 (ja) Icモジュール
JP2510520B2 (ja) Icカ−ドおよびicカ−ド用icモジユ−ル
JP3115802B2 (ja) 半導体装置
CN101740410B (zh) 芯片封装结构的制程
JP2654032B2 (ja) 半導体ic装置の製造方法
JPH0439026Y2 (US08124630-20120228-C00152.png)
JP2904785B2 (ja) カード内蔵用icモジユール
JPH0793402B2 (ja) 半導体装置
JPS61125690A (ja) Icカ−ド
JP3871762B2 (ja) Icカードおよびその製造方法
JP2926339B2 (ja) Icカード用プリント配線板
JPH09270435A (ja) 半導体装置の製造方法