JPH0583878B2 - - Google Patents
Info
- Publication number
- JPH0583878B2 JPH0583878B2 JP60059812A JP5981285A JPH0583878B2 JP H0583878 B2 JPH0583878 B2 JP H0583878B2 JP 60059812 A JP60059812 A JP 60059812A JP 5981285 A JP5981285 A JP 5981285A JP H0583878 B2 JPH0583878 B2 JP H0583878B2
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- circuit
- logic circuit
- period
- basic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02A—TECHNOLOGIES FOR ADAPTATION TO CLIMATE CHANGE
- Y02A30/00—Adapting or protecting infrastructure or their operation
- Y02A30/27—Relating to heating, ventilation or air conditioning [HVAC] technologies
- Y02A30/274—Relating to heating, ventilation or air conditioning [HVAC] technologies using waste energy, e.g. from internal combustion engine
Landscapes
- Monitoring And Testing Of Exchanges (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60059812A JPS61217778A (ja) | 1985-03-25 | 1985-03-25 | 論理回路試験方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60059812A JPS61217778A (ja) | 1985-03-25 | 1985-03-25 | 論理回路試験方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61217778A JPS61217778A (ja) | 1986-09-27 |
JPH0583878B2 true JPH0583878B2 (enrdf_load_stackoverflow) | 1993-11-29 |
Family
ID=13124018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60059812A Granted JPS61217778A (ja) | 1985-03-25 | 1985-03-25 | 論理回路試験方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61217778A (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58161052A (ja) * | 1982-03-19 | 1983-09-24 | Toshiba Corp | テスト回路 |
-
1985
- 1985-03-25 JP JP60059812A patent/JPS61217778A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61217778A (ja) | 1986-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900014970A (ko) | 동기 회로 | |
KR890017866A (ko) | 필터회로 | |
JPH0292012A (ja) | パルス発生回路 | |
US4236114A (en) | Apparatus for generating pulse width modulated waves | |
US20080012605A1 (en) | Glitch-free clock switcher | |
JPH0682146B2 (ja) | スキヤンパス方式の論理集積回路 | |
JPH0583878B2 (enrdf_load_stackoverflow) | ||
KR100291126B1 (ko) | 복수개의서브-회로및클럭신호재생회로를구비하는회로장치 | |
KR0170720B1 (ko) | 디지탈/아날로그 변환기 인터페이스 장치 | |
US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
KR970705760A (ko) | 클럭 신호의 논리적인 결합에 의한 전자회로 테스팅 방법, 및 이러한 테스팅용 장치를 구비한 전자회로(A method for testing an electronic circuit by logically combining clock signals, and an electronic circuit provided with facilities for such testing) | |
US5867050A (en) | Timing generator circuit | |
JPS609286B2 (ja) | タイミング信号発生回路 | |
JP2536135B2 (ja) | シリアル/パラレル変換回路 | |
JPH0374951A (ja) | 同期化回路 | |
JPS6160456B2 (enrdf_load_stackoverflow) | ||
JP3072494B2 (ja) | 並列形フレーム同期回路のチャネル選択状態のモニタ回路 | |
JP2564105Y2 (ja) | パルス生成器 | |
KR960000814Y1 (ko) | N분주 클록발생 회로 | |
JPH04215079A (ja) | タイミング発生器 | |
JPH0145774B2 (enrdf_load_stackoverflow) | ||
JP2000353939A (ja) | クロック信号同期式フリップフロップ回路 | |
JP2748401B2 (ja) | 誤りパルス計数回路 | |
JPH0729505Y2 (ja) | 論理波形発生装置 | |
JPH04207897A (ja) | 通話路速度変換回路 |