JPH0580822B2 - - Google Patents
Info
- Publication number
- JPH0580822B2 JPH0580822B2 JP59018543A JP1854384A JPH0580822B2 JP H0580822 B2 JPH0580822 B2 JP H0580822B2 JP 59018543 A JP59018543 A JP 59018543A JP 1854384 A JP1854384 A JP 1854384A JP H0580822 B2 JPH0580822 B2 JP H0580822B2
- Authority
- JP
- Japan
- Prior art keywords
- melting point
- low melting
- metal
- metal film
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000002184 metal Substances 0.000 claims description 62
- 229910052751 metal Inorganic materials 0.000 claims description 62
- 238000002844 melting Methods 0.000 claims description 31
- 230000008018 melting Effects 0.000 claims description 31
- 239000004065 semiconductor Substances 0.000 claims description 25
- 229910045601 alloy Inorganic materials 0.000 claims description 14
- 239000000956 alloy Substances 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 13
- 238000009713 electroplating Methods 0.000 claims description 10
- 238000007747 plating Methods 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 4
- 238000001816 cooling Methods 0.000 claims description 2
- 230000004931 aggregating effect Effects 0.000 claims 1
- 238000005530 etching Methods 0.000 description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000017525 heat dissipation Effects 0.000 description 3
- 238000007740 vapor deposition Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910020658 PbSn Inorganic materials 0.000 description 1
- 101150071746 Pbsn gene Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Junction Field-Effect Transistors (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Die Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59018543A JPS60161651A (ja) | 1984-02-02 | 1984-02-02 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59018543A JPS60161651A (ja) | 1984-02-02 | 1984-02-02 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60161651A JPS60161651A (ja) | 1985-08-23 |
JPH0580822B2 true JPH0580822B2 (zh) | 1993-11-10 |
Family
ID=11974546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59018543A Granted JPS60161651A (ja) | 1984-02-02 | 1984-02-02 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60161651A (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2703908B2 (ja) * | 1987-11-20 | 1998-01-26 | 日本電気株式会社 | 化合物半導体装置 |
JPH0777224B2 (ja) * | 1988-07-18 | 1995-08-16 | 日本電気株式会社 | モノリシック集積回路素子の製造方法 |
JPH0821598B2 (ja) * | 1989-09-12 | 1996-03-04 | 三菱電機株式会社 | 半導体装置の製造方法 |
JP2803408B2 (ja) * | 1991-10-03 | 1998-09-24 | 三菱電機株式会社 | 半導体装置 |
JP5228381B2 (ja) | 2007-06-25 | 2013-07-03 | 三菱電機株式会社 | 半導体装置の製造方法 |
CN113809030B (zh) * | 2021-11-16 | 2022-03-15 | 深圳市时代速信科技有限公司 | 半导体器件和半导体器件的制备方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5092682A (zh) * | 1973-12-14 | 1975-07-24 | ||
JPS5879773A (ja) * | 1981-11-06 | 1983-05-13 | Fujitsu Ltd | 電界効果トランジスタ |
-
1984
- 1984-02-02 JP JP59018543A patent/JPS60161651A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5092682A (zh) * | 1973-12-14 | 1975-07-24 | ||
JPS5879773A (ja) * | 1981-11-06 | 1983-05-13 | Fujitsu Ltd | 電界効果トランジスタ |
Also Published As
Publication number | Publication date |
---|---|
JPS60161651A (ja) | 1985-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4823676B2 (ja) | 半導体デバイス・チップに熱放散物を形成する方法及び熱を放散させるための構造 | |
US7256479B2 (en) | Method to manufacture a universal footprint for a package with exposed chip | |
EP2224479B1 (en) | Metal-ceramic composite substrate and method of its manufacture | |
CN100409443C (zh) | 含侧向电气连接的半导体管芯的半导体管芯封装 | |
US5986338A (en) | Assembly of semiconductor device | |
US8815647B2 (en) | Chip package and a method for manufacturing a chip package | |
US7362577B2 (en) | Electronic component and radiating member, and method of manufacturing semiconductor device using the component and member | |
US6541303B2 (en) | Method for conducting heat in a flip-chip assembly | |
US5889324A (en) | Package for a semiconductor device | |
US7030496B2 (en) | Semiconductor device having aluminum and metal electrodes and method for manufacturing the same | |
EP0631313B1 (en) | Semiconductor device containing a through hole | |
DE4126766C2 (de) | Hochfrequenz-und Hochleistungshalbleitereinrichtung und Verfahren zur Herstellung derselben | |
JPH0580822B2 (zh) | ||
JP2019080045A (ja) | サブマウントおよびその製造方法 | |
CN109075125B (zh) | 用于填充陶瓷衬底的通孔的方法以及由此形成的陶瓷衬底通孔填充物 | |
JPH11238870A (ja) | 半導体装置とその製造方法 | |
JPH0567847A (ja) | 半導体装置の製造方法 | |
JP2703908B2 (ja) | 化合物半導体装置 | |
US20200235032A1 (en) | Methods of forming power electronic assemblies using metal inverse opal structures and encapsulated-polymer spheres | |
JP3520161B2 (ja) | 半導体装置,及びその製造方法 | |
JP2006210369A (ja) | 半導体装置およびその製造方法 | |
JP2002520856A (ja) | 回路装置およびその製造方法 | |
JPH03278539A (ja) | 半導体装置 | |
JP7390826B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2000183113A (ja) | 集積回路ウエハに取り付けられた絶縁ゲ―ト型バイポ―ラトランジスタチップを電気接続する方法 |