JPH0564821B2 - - Google Patents
Info
- Publication number
- JPH0564821B2 JPH0564821B2 JP62041746A JP4174687A JPH0564821B2 JP H0564821 B2 JPH0564821 B2 JP H0564821B2 JP 62041746 A JP62041746 A JP 62041746A JP 4174687 A JP4174687 A JP 4174687A JP H0564821 B2 JPH0564821 B2 JP H0564821B2
- Authority
- JP
- Japan
- Prior art keywords
- bar
- data group
- reception
- reception buffer
- buffer area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Bus Control (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62041746A JPS63208149A (ja) | 1987-02-25 | 1987-02-25 | 受信バツフア制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62041746A JPS63208149A (ja) | 1987-02-25 | 1987-02-25 | 受信バツフア制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63208149A JPS63208149A (ja) | 1988-08-29 |
| JPH0564821B2 true JPH0564821B2 (enExample) | 1993-09-16 |
Family
ID=12616988
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62041746A Granted JPS63208149A (ja) | 1987-02-25 | 1987-02-25 | 受信バツフア制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63208149A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100280642B1 (ko) * | 1998-11-18 | 2001-05-02 | 윤종용 | 이더넷 컨트롤러의 메모리 관리 장치 및 그 제어방법 |
| EP1955174A1 (en) * | 2005-11-09 | 2008-08-13 | Nokia Corporation | Apparatus, method and computer program product providing data serializing by direct memory access controller |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS545637A (en) * | 1977-06-15 | 1979-01-17 | Hitachi Ltd | Communication control unit |
-
1987
- 1987-02-25 JP JP62041746A patent/JPS63208149A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63208149A (ja) | 1988-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0542417B1 (en) | Method and direct memory access controller for asynchronously reading/writing data from/to a memory with improved throughput | |
| US7330914B2 (en) | DMA controller, DMA control method and DMA control program | |
| CN101303685B (zh) | 可提升通用序列总线储存设备的读写数据速率的方法 | |
| US4800490A (en) | Buffer storage control system having a priority circuit | |
| JPH0564821B2 (enExample) | ||
| US5265228A (en) | Apparatus for transfer of data units between buses | |
| JPS61123970A (ja) | デ−タ転送制御方式 | |
| JPH0824315B2 (ja) | データ転送方式 | |
| JPH0744567B2 (ja) | 通信インタ−フエイス装置 | |
| JPH04190435A (ja) | マルチプロセッサシステムのメモリアクセス順序保証方式 | |
| JPS5837633B2 (ja) | バッフア・メモリ記憶制御方式 | |
| JPH0471060A (ja) | 半導体集積回路 | |
| JPS60230253A (ja) | データ処理方法および装置 | |
| JP2003085125A (ja) | メモリ制御器及びメモリ制御方法 | |
| JPH02310649A (ja) | 受信フレーム転送方式および通信制御装置 | |
| JPH04277850A (ja) | ディスクリプタ制御方式 | |
| JPH02294755A (ja) | データ処理装置 | |
| JPH0353736A (ja) | 受信バッファ制御方式 | |
| JPS5955528A (ja) | デ−タ転送方式 | |
| JPS5854478A (ja) | 主記憶制御方法 | |
| JPS61153728A (ja) | 磁気記憶装置の高速制御方式 | |
| JPS6376043A (ja) | デ−タ転送方式 | |
| JPS5820060B2 (ja) | 入出力制御装置 | |
| JPH02133854A (ja) | 転送可否メモリにアクセス可能なｄｍａコントローラ | |
| JPS6118058A (ja) | デ−タ転送方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |