JPS63208149A - 受信バツフア制御方式 - Google Patents

受信バツフア制御方式

Info

Publication number
JPS63208149A
JPS63208149A JP62041746A JP4174687A JPS63208149A JP S63208149 A JPS63208149 A JP S63208149A JP 62041746 A JP62041746 A JP 62041746A JP 4174687 A JP4174687 A JP 4174687A JP S63208149 A JPS63208149 A JP S63208149A
Authority
JP
Japan
Prior art keywords
buffer area
data group
bar
reception
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62041746A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0564821B2 (enExample
Inventor
Takashi Nara
奈良　隆
Takashi Hatano
畑野　隆司
Tetsuo Tachibana
橘　哲夫
Tsutomu Shiomitsu
塩満　勉
Megumi Shibata
恵 柴田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Original Assignee
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Dai Ichi Communications Software Ltd, Fujitsu Ltd filed Critical Fujitsu Dai Ichi Communications Software Ltd
Priority to JP62041746A priority Critical patent/JPS63208149A/ja
Publication of JPS63208149A publication Critical patent/JPS63208149A/ja
Publication of JPH0564821B2 publication Critical patent/JPH0564821B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP62041746A 1987-02-25 1987-02-25 受信バツフア制御方式 Granted JPS63208149A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62041746A JPS63208149A (ja) 1987-02-25 1987-02-25 受信バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62041746A JPS63208149A (ja) 1987-02-25 1987-02-25 受信バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS63208149A true JPS63208149A (ja) 1988-08-29
JPH0564821B2 JPH0564821B2 (enExample) 1993-09-16

Family

ID=12616988

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62041746A Granted JPS63208149A (ja) 1987-02-25 1987-02-25 受信バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS63208149A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000242588A (ja) * 1998-11-18 2000-09-08 Samsung Electronics Co Ltd イーサネットコントローラのメモリ管理装置及びその管理方法
JP2009515269A (ja) * 2005-11-09 2009-04-09 ノキア コーポレイション 直接メモリ・アクセスコントローラによるデータの直列化をもたらす装置、方法およびコンピュータ・プログラム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS545637A (en) * 1977-06-15 1979-01-17 Hitachi Ltd Communication control unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS545637A (en) * 1977-06-15 1979-01-17 Hitachi Ltd Communication control unit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000242588A (ja) * 1998-11-18 2000-09-08 Samsung Electronics Co Ltd イーサネットコントローラのメモリ管理装置及びその管理方法
JP2009515269A (ja) * 2005-11-09 2009-04-09 ノキア コーポレイション 直接メモリ・アクセスコントローラによるデータの直列化をもたらす装置、方法およびコンピュータ・プログラム

Also Published As

Publication number Publication date
JPH0564821B2 (enExample) 1993-09-16

Similar Documents

Publication Publication Date Title
US4040026A (en) Channel for exchanging information between a computer and rapid peripheral units
DE69838387T2 (de) Verfahren und vorrichtung in einem paketenleitweglenkungsschalter um den zugriff zu einem gemeinsamen speicher auf verschiedenen datenraten zu steuern
JPWO2004057481A1 (ja) Ｄｍａ制御装置、ｄｍａ制御方法、ｄｍａ制御プログラム
US7111289B2 (en) Method for implementing dual link list structure to enable fast link-list pointer updates
US5493652A (en) Management system for a buffer memory having buffers of uniform size in which the buffers are divided into a portion of contiguous unused buffers and a portion of contiguous buffers in which at least some are used
JPS61243554A (ja) 通信系
JPS63208149A (ja) 受信バツフア制御方式
US5526490A (en) Data transfer control unit using a control circuit to achieve high speed data transfer
US5265228A (en) Apparatus for transfer of data units between buses
EP0220990A2 (en) Buffer storage control system
JPH0744567B2 (ja) 通信インタ−フエイス装置
JPS61123970A (ja) デ−タ転送制御方式
US6775717B1 (en) Method and apparatus for reducing latency due to set up time between DMA transfers
JPH04190435A (ja) マルチプロセッサシステムのメモリアクセス順序保証方式
CA2216132A1 (en) Arrangement and method relating to handling of digital signals and a processing arrangement comprising such
JPS5837633B2 (ja) バッフア・メモリ記憶制御方式
JPS60120450A (ja) バッファメモリ制御方式
JPH07281950A (ja) データ記憶装置をアクセスする方法及びメモリアクセス制御装置
SU1552195A1 (ru) Адаптивна система обработки данных
JPH02310649A (ja) 受信フレーム転送方式および通信制御装置
JPS6376043A (ja) デ−タ転送方式
JP3063501B2 (ja) メモリアクセス制御方式
JPS61153728A (ja) 磁気記憶装置の高速制御方式
JP2527066B2 (ja) 受信待ち行列処理装置
JPS61210464A (ja) デ−タ緩衝装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees