JPH0564495B2 - - Google Patents
Info
- Publication number
- JPH0564495B2 JPH0564495B2 JP59205827A JP20582784A JPH0564495B2 JP H0564495 B2 JPH0564495 B2 JP H0564495B2 JP 59205827 A JP59205827 A JP 59205827A JP 20582784 A JP20582784 A JP 20582784A JP H0564495 B2 JPH0564495 B2 JP H0564495B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- write
- read
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59205827A JPS6184136A (ja) | 1984-10-01 | 1984-10-01 | スリツプ制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59205827A JPS6184136A (ja) | 1984-10-01 | 1984-10-01 | スリツプ制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6184136A JPS6184136A (ja) | 1986-04-28 |
JPH0564495B2 true JPH0564495B2 (enrdf_load_stackoverflow) | 1993-09-14 |
Family
ID=16513363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59205827A Granted JPS6184136A (ja) | 1984-10-01 | 1984-10-01 | スリツプ制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6184136A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6461139A (en) * | 1987-08-31 | 1989-03-08 | Nec Corp | Data signal phase correcting circuit |
EP0396669B1 (en) * | 1988-10-14 | 1995-06-28 | Digital Equipment Corporation | Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5728990A (en) * | 1980-07-29 | 1982-02-16 | Ngk Spark Plug Co Ltd | Heat pipe |
-
1984
- 1984-10-01 JP JP59205827A patent/JPS6184136A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6184136A (ja) | 1986-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0564495B2 (enrdf_load_stackoverflow) | ||
KR100253565B1 (ko) | 동기식 기억소자의 양방향 데이타 입출력 회로 및 그 제어방법 | |
JPS60160237A (ja) | クロツク受信回路 | |
JP3241663B2 (ja) | クロック乗替回路 | |
JPS603251B2 (ja) | 同期方式 | |
JPH10257034A (ja) | 無瞬断切替装置 | |
JPH02198072A (ja) | デイジタル補間方式 | |
SU1372330A1 (ru) | Устройство дл св зи микропроцессора с внешними устройствами | |
JP2758736B2 (ja) | セル位相乗換回路 | |
JPS6331244A (ja) | ル−プ伝送装置 | |
JP2626476B2 (ja) | フレームアライナ | |
JP3484660B2 (ja) | バッファメモリ容量不足検出回路 | |
JPS581917Y2 (ja) | 複数記憶回路の位相同期回路 | |
JP2701741B2 (ja) | 二重化・一重化切替方式 | |
SU1587601A1 (ru) | Резервированное запоминающее устройство | |
JP2713222B2 (ja) | メモリ監視装置 | |
JP2814924B2 (ja) | フレームアライナ制御方法 | |
JPS61224739A (ja) | パルススタッフ同期装置 | |
JPH02119334A (ja) | パルススタッフ同期回路 | |
JPH0666766B2 (ja) | フレ−ムアライナ回路 | |
JPH10257035A (ja) | 伝送装置 | |
JPH04311120A (ja) | フレームアライナ回路 | |
JPS62290222A (ja) | 位相整列回路 | |
JPH0340536A (ja) | Fifoメモリ出力断検出リセット方式 | |
JPH08153033A (ja) | データ転送回路 |