JPH0563948B2 - - Google Patents
Info
- Publication number
- JPH0563948B2 JPH0563948B2 JP58128418A JP12841883A JPH0563948B2 JP H0563948 B2 JPH0563948 B2 JP H0563948B2 JP 58128418 A JP58128418 A JP 58128418A JP 12841883 A JP12841883 A JP 12841883A JP H0563948 B2 JPH0563948 B2 JP H0563948B2
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- gate
- single crystal
- drain
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
- H10D30/6759—Silicon-on-sapphire [SOS] substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
Landscapes
- Thin Film Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58128418A JPS6020582A (ja) | 1983-07-14 | 1983-07-14 | Misトランジスタ及びその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58128418A JPS6020582A (ja) | 1983-07-14 | 1983-07-14 | Misトランジスタ及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6020582A JPS6020582A (ja) | 1985-02-01 |
| JPH0563948B2 true JPH0563948B2 (enExample) | 1993-09-13 |
Family
ID=14984265
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58128418A Granted JPS6020582A (ja) | 1983-07-14 | 1983-07-14 | Misトランジスタ及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6020582A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63283068A (ja) * | 1987-05-14 | 1988-11-18 | Sharp Corp | 薄膜トランジスタの製造方法 |
| JPH0298969A (ja) * | 1988-10-06 | 1990-04-11 | Agency Of Ind Science & Technol | Mosトランジスタおよびその製造方法 |
| JPH04226079A (ja) * | 1990-04-17 | 1992-08-14 | Canon Inc | 半導体装置及びその製造方法及びそれを有する電子回路装置 |
| FR2799307B1 (fr) * | 1999-10-01 | 2002-02-15 | France Telecom | Dispositif semi-conducteur combinant les avantages des architectures massives et soi, procede de fabrication |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0828507B2 (ja) * | 1982-03-16 | 1996-03-21 | セイコーエプソン株式会社 | 半導体装置 |
-
1983
- 1983-07-14 JP JP58128418A patent/JPS6020582A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6020582A (ja) | 1985-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100237279B1 (ko) | Misfet, 상보형misfet 및 그 제조방법 | |
| KR100265080B1 (ko) | 수직 2중-게이트 전계 효과 트랜지스터 및 그 제조 방법 | |
| JP3544833B2 (ja) | 半導体装置及びその製造方法 | |
| US5998807A (en) | Integrated CMOS circuit arrangement and method for the manufacture thereof | |
| US4654958A (en) | Process for forming isolated silicon regions and field-effect devices on a silicon substrate | |
| US5073519A (en) | Method of fabricating a vertical FET device with low gate to drain overlap capacitance | |
| US20050093154A1 (en) | Multiple gate semiconductor device and method for forming same | |
| JPH1197693A (ja) | 半導体装置およびその製造方法 | |
| US4754314A (en) | Split-level CMOS | |
| US6403427B2 (en) | Field effect transistor having dielectrically isolated sources and drains and method for making same | |
| US4505026A (en) | CMOS Process for fabricating integrated circuits, particularly dynamic memory cells | |
| US4777147A (en) | Forming a split-level CMOS device | |
| US4791464A (en) | Semiconductor device that minimizes the leakage current associated with the parasitic edge transistors and a method of making the same | |
| KR940001505B1 (ko) | 반도체장치 | |
| JPH05343686A (ja) | 半導体装置およびその製造方法 | |
| JPH04276662A (ja) | 半導体装置の製造方法 | |
| JPS6020582A (ja) | Misトランジスタ及びその製造方法 | |
| JP2004221530A (ja) | 半導体装置 | |
| JPH0350771A (ja) | 半導体装置 | |
| JP2509708B2 (ja) | Soi型半導体装置及びその製造方法 | |
| JPH06302826A (ja) | 絶縁ゲート電界効果トランジスタ及びその製造方法 | |
| JPH0620130B2 (ja) | Misトランジスタ及びその製造方法 | |
| KR940010920B1 (ko) | Soi 구조의 반도체 장치 제조 방법 | |
| JPH04294585A (ja) | 縦型mos半導体装置の製造方法 | |
| JPS6094778A (ja) | 電界効果トランジスタおよびその製造方法 |