JPH0560618B2 - - Google Patents

Info

Publication number
JPH0560618B2
JPH0560618B2 JP61293229A JP29322986A JPH0560618B2 JP H0560618 B2 JPH0560618 B2 JP H0560618B2 JP 61293229 A JP61293229 A JP 61293229A JP 29322986 A JP29322986 A JP 29322986A JP H0560618 B2 JPH0560618 B2 JP H0560618B2
Authority
JP
Japan
Prior art keywords
data
read
transfer
cache memory
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61293229A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63145556A (ja
Inventor
Masatoshi Koto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP61293229A priority Critical patent/JPS63145556A/ja
Publication of JPS63145556A publication Critical patent/JPS63145556A/ja
Publication of JPH0560618B2 publication Critical patent/JPH0560618B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP61293229A 1986-12-09 1986-12-09 キヤツシユメモリデ−タ転送方式 Granted JPS63145556A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61293229A JPS63145556A (ja) 1986-12-09 1986-12-09 キヤツシユメモリデ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61293229A JPS63145556A (ja) 1986-12-09 1986-12-09 キヤツシユメモリデ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS63145556A JPS63145556A (ja) 1988-06-17
JPH0560618B2 true JPH0560618B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-09-02

Family

ID=17792098

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61293229A Granted JPS63145556A (ja) 1986-12-09 1986-12-09 キヤツシユメモリデ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS63145556A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5019965A (en) * 1989-02-03 1991-05-28 Digital Equipment Corporation Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width

Also Published As

Publication number Publication date
JPS63145556A (ja) 1988-06-17

Similar Documents

Publication Publication Date Title
US4949247A (en) System for transferring multiple vector data elements to and from vector memory in a single operation
JPH01269142A (ja) 計算機システム
JPH0560618B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5408612A (en) Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register
JPH0656592B2 (ja) キヤツシユメモリデ−タ転送方式
JPH0877143A (ja) ベクトルデータ処理装置
JPS62241045A (ja) 記憶装置
JPH04270440A (ja) アクセス方式
JPH07319829A (ja) データ転送方法
JP2778623B2 (ja) プリフェッチ制御装置
JPH0752410B2 (ja) キャッシュメモリ制御方式
JP2506975B2 (ja) 情報処理装置のバッファ無効化処理方式
JP2581144B2 (ja) バス制御装置
JPH0343649B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60253083A (ja) 記憶装置制御方式
JP2591928B2 (ja) キャッシュ記憶回路
JP2606824Y2 (ja) マルチポートメモリ装置
JPH01191964A (ja) メモリバスデータ転送方法
JPS6269337A (ja) キヤツシユ制御方式
JPS63259746A (ja) バンクメモリ間のデ−タ転送方式
JPH0285943A (ja) データ処理装置
JPS6222165A (ja) 主記憶装置アクセス制御方式
JPS6116115B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60247767A (ja) 共有メモリの読出し書き込み動作の同時入出力方式
JPH04199243A (ja) キャッシュ記憶装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees