JPH0553067B2 - - Google Patents

Info

Publication number
JPH0553067B2
JPH0553067B2 JP60180902A JP18090285A JPH0553067B2 JP H0553067 B2 JPH0553067 B2 JP H0553067B2 JP 60180902 A JP60180902 A JP 60180902A JP 18090285 A JP18090285 A JP 18090285A JP H0553067 B2 JPH0553067 B2 JP H0553067B2
Authority
JP
Japan
Prior art keywords
pin
wiring pattern
substrate
film substrate
grid array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60180902A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6240754A (ja
Inventor
Akira Konishi
Teruo Wakano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
I Pex Inc
Original Assignee
Dai Ichi Seiko Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Ichi Seiko Co Ltd filed Critical Dai Ichi Seiko Co Ltd
Priority to JP60180902A priority Critical patent/JPS6240754A/ja
Priority to EP86108770A priority patent/EP0218796B1/en
Priority to DE8686108770T priority patent/DE3675321D1/de
Priority to US06/880,832 priority patent/US4823234A/en
Priority to KR1019860006161A priority patent/KR870002647A/ko
Priority to CN198686105249A priority patent/CN86105249A/zh
Publication of JPS6240754A publication Critical patent/JPS6240754A/ja
Publication of JPH0553067B2 publication Critical patent/JPH0553067B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP60180902A 1985-08-16 1985-08-16 ピングリッドアレイ Granted JPS6240754A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP60180902A JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ
EP86108770A EP0218796B1 (en) 1985-08-16 1986-06-27 Semiconductor device comprising a plug-in-type package
DE8686108770T DE3675321D1 (de) 1985-08-16 1986-06-27 Halbleiteranordnung mit packung vom steckerstifttyp.
US06/880,832 US4823234A (en) 1985-08-16 1986-07-01 Semiconductor device and its manufacture
KR1019860006161A KR870002647A (ko) 1985-08-16 1986-07-28 반도체장치 및 그 제조방법
CN198686105249A CN86105249A (zh) 1985-08-16 1986-08-16 半导体器件及其制造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60180902A JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ

Publications (2)

Publication Number Publication Date
JPS6240754A JPS6240754A (ja) 1987-02-21
JPH0553067B2 true JPH0553067B2 (enFirst) 1993-08-09

Family

ID=16091304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60180902A Granted JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ

Country Status (1)

Country Link
JP (1) JPS6240754A (enFirst)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0787221B2 (ja) * 1987-02-27 1995-09-20 イビデン株式会社 半導体搭載用基板
JPH05183019A (ja) * 1991-12-27 1993-07-23 Hitachi Ltd 半導体装置およびその製造方法
JP4860443B2 (ja) * 2006-11-20 2012-01-25 パナソニック株式会社 蛍光ランプ

Also Published As

Publication number Publication date
JPS6240754A (ja) 1987-02-21

Similar Documents

Publication Publication Date Title
KR960003766B1 (ko) 플래스틱 핀 그리드 어레이 패키지 제조 방법
US7193329B2 (en) Semiconductor device
KR101297915B1 (ko) 회로 기판, 회로 기판을 포함하는 조립품 및 회로 기판의 형성 방법
EP1096567A2 (en) BGA package and method for fabricating the same
US8294253B2 (en) Semiconductor device, electronic device and method of manufacturing semiconductor device, having electronic component, sealing resin and multilayer wiring structure
JPS6134963A (ja) 集積回路チツプ・キヤリア
JPH10261753A (ja) 樹脂封止型半導体装置
EP0563264B1 (en) Leadless pad array chip carrier
KR20240017393A (ko) 반도체 장치 및 이의 제조 방법
KR19990083251A (ko) 얇은리세스부및두꺼운평면부를갖는반도체칩용패키지및그의제조방법
JPH09321173A (ja) 半導体装置用パッケージ及び半導体装置とそれらの製造方法
KR100271656B1 (ko) 비지에이 반도체 패키지 및 그 제조방법
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
KR100251868B1 (ko) 가요성 회로 기판을 이용한 칩 스케일 반도체 패키지 및 그 제조 방법
JPH0553067B2 (enFirst)
JPH0533535B2 (enFirst)
JP3293202B2 (ja) 半導体装置及びその製造方法
KR20010042682A (ko) 반도체장치 및 그 제조방법
CN1189690A (zh) 树脂密封型半导体器件
KR100251867B1 (ko) 리지드-플렉스(Rigid-Flex) 인쇄 회로 기판을 이용한 칩 스케일 반도체 패키지 및 그 제조 방법
JPS62145753A (ja) 半導体装置およびその製造方法
KR100708041B1 (ko) 반도체패키지 및 그 제조 방법
KR19980068016A (ko) 가요성(可撓性) 회로 기판을 이용한 볼 그리드 어레이(Ball Grid Array : BGA) 반도체 패키지 및 그 제조 방법
JP2700257B2 (ja) 配線基板付きリードフレームとその製造方法
JP3405718B2 (ja) 半導体装置