JPH0547841B2 - - Google Patents
Info
- Publication number
- JPH0547841B2 JPH0547841B2 JP14191382A JP14191382A JPH0547841B2 JP H0547841 B2 JPH0547841 B2 JP H0547841B2 JP 14191382 A JP14191382 A JP 14191382A JP 14191382 A JP14191382 A JP 14191382A JP H0547841 B2 JPH0547841 B2 JP H0547841B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- data memory
- input
- microprocessor
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 67
- 238000000034 method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1188—Detection of inserted boards, inserting extra memory, availability of boards
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14191382A JPS5932001A (ja) | 1982-08-16 | 1982-08-16 | シ−ケンスコントロ−ラのデ−タメモリユニツト |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14191382A JPS5932001A (ja) | 1982-08-16 | 1982-08-16 | シ−ケンスコントロ−ラのデ−タメモリユニツト |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5932001A JPS5932001A (ja) | 1984-02-21 |
JPH0547841B2 true JPH0547841B2 (enrdf_load_stackoverflow) | 1993-07-19 |
Family
ID=15303073
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14191382A Granted JPS5932001A (ja) | 1982-08-16 | 1982-08-16 | シ−ケンスコントロ−ラのデ−タメモリユニツト |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5932001A (enrdf_load_stackoverflow) |
-
1982
- 1982-08-16 JP JP14191382A patent/JPS5932001A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5932001A (ja) | 1984-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2829091B2 (ja) | データ処理システム | |
US20060155960A1 (en) | Programmable controller | |
JPH0547841B2 (enrdf_load_stackoverflow) | ||
JPH087738B2 (ja) | エンディアン変換方式 | |
JPH01261758A (ja) | コンピュータ装置 | |
JP2000099452A (ja) | Dma制御装置 | |
JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
JP2862151B2 (ja) | プログラマブルコントローラ | |
JPS5842486B2 (ja) | 初期プログラム・ロ−ド制御方式 | |
JP2585852B2 (ja) | バッファ制御方式 | |
JPS6037062A (ja) | メモリ読出し方法 | |
KR100194263B1 (ko) | 고속데이타처리 시스템 | |
JPH046482A (ja) | 半導体装置 | |
KR20000005448U (ko) | 프로세서 이중화 시스템 | |
JPH07134685A (ja) | コンピュータシステムおよびそのメモリデータ転送方式 | |
JP2002244857A (ja) | 制御装置 | |
JPS6336304A (ja) | プログラマブル・コントロ−ラ・システム | |
JPS6022383B2 (ja) | 入出力制御装置 | |
JPS6125180B2 (enrdf_load_stackoverflow) | ||
JPS6242233A (ja) | モジユ−ル構成方式 | |
JPH05257698A (ja) | 電子計算機 | |
JPH0744488A (ja) | データ転送システム | |
EP0362403A1 (en) | Method of saving a system program | |
JPH05151079A (ja) | 情報処理装置 | |
JP2002091520A (ja) | プログラマブルコントローラ及びメモリモジュール |