JPH054042Y2 - - Google Patents
Info
- Publication number
- JPH054042Y2 JPH054042Y2 JP13341887U JP13341887U JPH054042Y2 JP H054042 Y2 JPH054042 Y2 JP H054042Y2 JP 13341887 U JP13341887 U JP 13341887U JP 13341887 U JP13341887 U JP 13341887U JP H054042 Y2 JPH054042 Y2 JP H054042Y2
- Authority
- JP
- Japan
- Prior art keywords
- address
- interrupt
- signal
- output
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000013598 vector Substances 0.000 claims description 19
- 230000004044 response Effects 0.000 claims description 16
- 230000015654 memory Effects 0.000 description 26
- 238000010586 diagram Methods 0.000 description 5
- 230000007257 malfunction Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13341887U JPH054042Y2 (enrdf_load_html_response) | 1987-08-31 | 1987-08-31 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13341887U JPH054042Y2 (enrdf_load_html_response) | 1987-08-31 | 1987-08-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6439540U JPS6439540U (enrdf_load_html_response) | 1989-03-09 |
| JPH054042Y2 true JPH054042Y2 (enrdf_load_html_response) | 1993-02-01 |
Family
ID=31391257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13341887U Expired - Lifetime JPH054042Y2 (enrdf_load_html_response) | 1987-08-31 | 1987-08-31 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH054042Y2 (enrdf_load_html_response) |
-
1987
- 1987-08-31 JP JP13341887U patent/JPH054042Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6439540U (enrdf_load_html_response) | 1989-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900004006B1 (ko) | 마이크로 프로세서 시스템 | |
| US4380798A (en) | Semaphore register including ownership bits | |
| US4594657A (en) | Semaphore for memory shared by two asynchronous microcomputers | |
| US5138706A (en) | Password protected enhancement configuration register for addressing an increased number of adapter circuit boards with target machine emulation capabilities | |
| PL182192B1 (pl) | Karta rozszerzen w systemie komputerowym PL PL PL | |
| JPS648387B2 (enrdf_load_html_response) | ||
| JPH0395650A (ja) | キャシュ動作不能アドレスランダムアクセスメモリ | |
| JPH0724029B2 (ja) | エミュレーション装置 | |
| JPH054042Y2 (enrdf_load_html_response) | ||
| JPS581451B2 (ja) | デ−タ転送方式 | |
| JP3452147B2 (ja) | 内部及び外部の周辺機器とエミュレーションモードで作動可能なマイクロコンピュータ | |
| JP2974071B2 (ja) | メモリｉｃ | |
| JP2967825B2 (ja) | マイクロコンピュータ | |
| EP0391537A2 (en) | Lock converting bus-to-bus interface system | |
| JPS603049A (ja) | バスインタ−フエ−ス装置 | |
| JP3006487B2 (ja) | エミュレーション装置 | |
| KR890003236Y1 (ko) | 데이터 변환값의 라이트 및 리이드 회로 | |
| JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
| JP2819329B2 (ja) | プログラム記憶装置 | |
| KR950006547Y1 (ko) | 프로세서 이중화시 공통메모리 액세스회로 | |
| KR900008883Y1 (ko) | 버스 싸이클 신호 발생기 | |
| JP2806700B2 (ja) | マルチ・プロセッシング・システム | |
| JPS5822470A (ja) | コモンメモリ制御回路 | |
| JPH0683765A (ja) | マイクロコンピュータ | |
| JPS60252980A (ja) | デユアルポ−トメモリ構成方式 |