JPH0521376B2 - - Google Patents
Info
- Publication number
- JPH0521376B2 JPH0521376B2 JP58231817A JP23181783A JPH0521376B2 JP H0521376 B2 JPH0521376 B2 JP H0521376B2 JP 58231817 A JP58231817 A JP 58231817A JP 23181783 A JP23181783 A JP 23181783A JP H0521376 B2 JPH0521376 B2 JP H0521376B2
- Authority
- JP
- Japan
- Prior art keywords
- local processor
- buffer memory
- bus
- memory
- lpub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 69
- 238000010586 diagram Methods 0.000 description 9
- 238000000034 method Methods 0.000 description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Exchange Systems With Centralized Control (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23181783A JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23181783A JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60124139A JPS60124139A (ja) | 1985-07-03 |
JPH0521376B2 true JPH0521376B2 (sk) | 1993-03-24 |
Family
ID=16929483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23181783A Granted JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60124139A (sk) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3607549A1 (de) * | 1985-11-18 | 1987-05-21 | Papenmeier Friedrich Horst | Informationsabnahmesystem fuer eine datenverarbeitungsanlage |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5650426A (en) * | 1979-10-02 | 1981-05-07 | Chino Works Ltd | Data transmission unit |
-
1983
- 1983-12-08 JP JP23181783A patent/JPS60124139A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5650426A (en) * | 1979-10-02 | 1981-05-07 | Chino Works Ltd | Data transmission unit |
Also Published As
Publication number | Publication date |
---|---|
JPS60124139A (ja) | 1985-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0122940B2 (sk) | ||
JPH0521376B2 (sk) | ||
EP0067519B1 (en) | Telecommunications system | |
JP2002229848A (ja) | 共有メモリを備えたプロセッサシステム | |
JP2841432B2 (ja) | データ転送装置 | |
JP2718661B2 (ja) | デュアルポートメモリ制御装置 | |
JPH03204753A (ja) | Dma制御装置 | |
JPH0586581B2 (sk) | ||
JPS6217879Y2 (sk) | ||
JP2687716B2 (ja) | 情報処理装置 | |
JPS6049951B2 (ja) | 一斉指示信号送出回路 | |
JP3266610B2 (ja) | Dma転送方式 | |
JPS6143367A (ja) | レジスタ制御方式 | |
JPS60114927A (ja) | フアイルメモリアクセス制御方式 | |
JPH05204830A (ja) | 入出力制御装置 | |
JPH03116350A (ja) | データ転送のバス構造 | |
JPS6378260A (ja) | 入出力装置制御方式 | |
JPH0642266B2 (ja) | メモリアクセス回路 | |
JPH0417466B2 (sk) | ||
JPS6383854A (ja) | デ−タ転送回路 | |
JPH05313717A (ja) | 並列演算装置 | |
JPH0316652B2 (sk) | ||
JPH0652101A (ja) | データバッファ用マルチポートメモリ | |
JPH05120152A (ja) | 複数の共有メモリ管理装置 | |
JPH03282901A (ja) | サーボ制御装置 |