JPH0520904B2 - - Google Patents

Info

Publication number
JPH0520904B2
JPH0520904B2 JP58039511A JP3951183A JPH0520904B2 JP H0520904 B2 JPH0520904 B2 JP H0520904B2 JP 58039511 A JP58039511 A JP 58039511A JP 3951183 A JP3951183 A JP 3951183A JP H0520904 B2 JPH0520904 B2 JP H0520904B2
Authority
JP
Japan
Prior art keywords
semiconductor element
resistor
internal terminal
internal
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58039511A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59165439A (ja
Inventor
Katsuhiko Suyama
Eiji Yamamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58039511A priority Critical patent/JPS59165439A/ja
Publication of JPS59165439A publication Critical patent/JPS59165439A/ja
Publication of JPH0520904B2 publication Critical patent/JPH0520904B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP58039511A 1983-03-09 1983-03-09 半導体装置 Granted JPS59165439A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58039511A JPS59165439A (ja) 1983-03-09 1983-03-09 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58039511A JPS59165439A (ja) 1983-03-09 1983-03-09 半導体装置

Publications (2)

Publication Number Publication Date
JPS59165439A JPS59165439A (ja) 1984-09-18
JPH0520904B2 true JPH0520904B2 (enExample) 1993-03-22

Family

ID=12555059

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58039511A Granted JPS59165439A (ja) 1983-03-09 1983-03-09 半導体装置

Country Status (1)

Country Link
JP (1) JPS59165439A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246107B1 (en) * 1999-07-07 2001-06-12 Philips Semiconductors, Inc. Semiconductor device arrangement having configuration via adjacent bond pad coding
US6350954B1 (en) * 2000-01-24 2002-02-26 Motorola Inc. Electronic device package, and method

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52100172A (en) * 1976-02-18 1977-08-22 Nippon Electric Co Method of producing hybrid integrated circuit
JPS5915182B2 (ja) * 1976-07-27 1984-04-07 日本電気株式会社 トランジスタ
JPS5319760A (en) * 1976-08-09 1978-02-23 Hitachi Ltd Integrated circuit device
JPS54162168A (en) * 1978-06-13 1979-12-22 Tokyo Shibaura Electric Co Thin film hybrid circuit
JPS5533073A (en) * 1978-08-30 1980-03-08 Mitsubishi Electric Corp High frequency transistor
JPS5586141A (en) * 1978-12-23 1980-06-28 Fujitsu Ltd Package for hybrid integrated circuit

Also Published As

Publication number Publication date
JPS59165439A (ja) 1984-09-18

Similar Documents

Publication Publication Date Title
EP1104026B1 (en) Ground plane for a semiconductor chip
JPH08222657A (ja) 半導体集積回路装置
JPH0766949B2 (ja) Ｉｃパッケージ
US5523621A (en) Semiconductor device having a multilayer ceramic wiring substrate
JPH11163539A (ja) 多層配線基板
JPH0520904B2 (enExample)
JPH06181289A (ja) 半導体装置
JP4616968B2 (ja) インターポーザを使用した高周波用半導体装置
JP2914345B2 (ja) フリップチップ型半導体装置
JPH02198158A (ja) 半導体装置
JP2738622B2 (ja) 半導体素子収納用パッケージ
US6239400B1 (en) Method and device for connecting two millimeter elements
JPH0129066B2 (enExample)
JP2575382B2 (ja) 集積回路装置
JPS62269349A (ja) 半導体装置
JP3194782B2 (ja) 多層配線基板
JP3987659B2 (ja) 高周波半導体装置
JPH01164052A (ja) マイクロ波パツケージ
JPH0427170Y2 (enExample)
JP2611718B2 (ja) 半導体装置
JP2874409B2 (ja) 集積回路用パッケージ
JPS605055B2 (ja) 半導体装置
JP2962846B2 (ja) 配線基板
JP2823720B2 (ja) セラミック配線基板
JP3908860B2 (ja) 配線構造およびその配線の製法