JPH0517709Y2 - - Google Patents
Info
- Publication number
- JPH0517709Y2 JPH0517709Y2 JP1987092361U JP9236187U JPH0517709Y2 JP H0517709 Y2 JPH0517709 Y2 JP H0517709Y2 JP 1987092361 U JP1987092361 U JP 1987092361U JP 9236187 U JP9236187 U JP 9236187U JP H0517709 Y2 JPH0517709 Y2 JP H0517709Y2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- circuit
- signal
- port
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987092361U JPH0517709Y2 (en, 2012) | 1987-06-16 | 1987-06-16 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987092361U JPH0517709Y2 (en, 2012) | 1987-06-16 | 1987-06-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS64142U JPS64142U (en, 2012) | 1989-01-05 |
JPH0517709Y2 true JPH0517709Y2 (en, 2012) | 1993-05-12 |
Family
ID=30954001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987092361U Expired - Lifetime JPH0517709Y2 (en, 2012) | 1987-06-16 | 1987-06-16 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0517709Y2 (en, 2012) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5878239A (ja) * | 1981-11-04 | 1983-05-11 | Toshiba Corp | 演算制御回路 |
JPS58137050A (ja) * | 1982-02-09 | 1983-08-15 | Yokogawa Hokushin Electric Corp | 要求信号の処理方法 |
-
1987
- 1987-06-16 JP JP1987092361U patent/JPH0517709Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS64142U (en, 2012) | 1989-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7415561B2 (en) | Computer for dynamically determining interrupt delay | |
US6378022B1 (en) | Method and apparatus for processing interruptible, multi-cycle instructions | |
JPH0517709Y2 (en, 2012) | ||
JPH0629842A (ja) | デジタル信号プロセッサにより生じるスプリアス信号の減少方法 | |
US7574543B2 (en) | Method for operating a processor bus | |
JPS629418A (ja) | タイマ制御方式 | |
JPS58223849A (ja) | アドレスアクセス検出回路 | |
JPS63211438A (ja) | 割込み制御回路 | |
JP2510278B2 (ja) | 制御用dsp演算処理装置 | |
EP3783498A1 (en) | Signal processor, processor system and method for transferring data | |
KR930009798B1 (ko) | 숫자 연산 코프로세서의 리세트-레디 카운터회로 | |
JPH03110655A (ja) | バス転送制御装置 | |
JPH0467656B2 (en, 2012) | ||
JPS61134862A (ja) | Cpuウエイト時間制御方式 | |
JPS59216227A (ja) | デ−タ転送方式 | |
JPH0240755A (ja) | データ処理装置 | |
JPS6340955A (ja) | 直接メモリアクセス制御装置 | |
JPS57174723A (en) | Bus load controlling system | |
JPS59197920A (ja) | アドレス制御装置 | |
JPS6224348A (ja) | Dma処理方式 | |
JPH03167633A (ja) | 割り込みプログラム管理方法 | |
JPH02110783A (ja) | 図形処理用lsi回路 | |
JPS61183764A (ja) | ダイレクトメモリアクセス制御方式 | |
JPH03171245A (ja) | Dma制御方式 | |
JPH03141450A (ja) | 周辺装置 |