JPH049349B2 - - Google Patents

Info

Publication number
JPH049349B2
JPH049349B2 JP59280626A JP28062684A JPH049349B2 JP H049349 B2 JPH049349 B2 JP H049349B2 JP 59280626 A JP59280626 A JP 59280626A JP 28062684 A JP28062684 A JP 28062684A JP H049349 B2 JPH049349 B2 JP H049349B2
Authority
JP
Japan
Prior art keywords
group
control word
input
output
queue
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59280626A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61156352A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP28062684A priority Critical patent/JPS61156352A/ja
Publication of JPS61156352A publication Critical patent/JPS61156352A/ja
Publication of JPH049349B2 publication Critical patent/JPH049349B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
JP28062684A 1984-12-27 1984-12-27 命令キュー管理処理方法 Granted JPS61156352A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28062684A JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28062684A JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Publications (2)

Publication Number Publication Date
JPS61156352A JPS61156352A (ja) 1986-07-16
JPH049349B2 true JPH049349B2 (enExample) 1992-02-19

Family

ID=17627671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28062684A Granted JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Country Status (1)

Country Link
JP (1) JPS61156352A (enExample)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5745628A (en) * 1980-08-30 1982-03-15 Nec Corp Data transfer controlling system

Also Published As

Publication number Publication date
JPS61156352A (ja) 1986-07-16

Similar Documents

Publication Publication Date Title
JPH04348451A (ja) 並列計算機
JPS62162146A (ja) マルチプロセッサシステムの試験方法
JPH0594317A (ja) 仮想計算機の入出力割り込み処理方式
JPH049349B2 (enExample)
JPH01124042A (ja) 仮想計算機システムにおける回線制御方式
JP4559958B2 (ja) マルチコアプロセッサにおけるマルチコア制御方法
JPH0341856B2 (enExample)
JPS59188749A (ja) デ−タ転送制御方式
JPS6224830B2 (enExample)
JP2823624B2 (ja) Ｉ／ｏインタフェース制御方法
JPH01220051A (ja) 情報処理装置
JPH01263858A (ja) マルチプロセッサシステム
JP2624519B2 (ja) 計算機システムにおける入出力装置の起動処理方法
JPH0413716B2 (enExample)
JPH0424733B2 (enExample)
JPH0247751A (ja) チャネル制御方式
JPH03182945A (ja) 主記憶内データ転送方式
JPH056219B2 (enExample)
JPS61243559A (ja) 二重化処理システム
JPS63184149A (ja) マルチコントロ−ラシステム
JPS6039265A (ja) デ−タ転送方式
JPS62140145A (ja) 仮想計算機システム
JPS60225969A (ja) マルチプロセツサ制御方式
JPH0510697B2 (enExample)
JPH01239665A (ja) マルチプロセッサの負荷分散方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees