JPS61156352A - 命令キュー管理処理方法 - Google Patents

命令キュー管理処理方法

Info

Publication number
JPS61156352A
JPS61156352A JP28062684A JP28062684A JPS61156352A JP S61156352 A JPS61156352 A JP S61156352A JP 28062684 A JP28062684 A JP 28062684A JP 28062684 A JP28062684 A JP 28062684A JP S61156352 A JPS61156352 A JP S61156352A
Authority
JP
Japan
Prior art keywords
group
control word
input
queue
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP28062684A
Other languages
English (en)
Japanese (ja)
Other versions
JPH049349B2 (enExample
Inventor
Yoshifumi Ojiro
雄城　嘉史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP28062684A priority Critical patent/JPS61156352A/ja
Publication of JPS61156352A publication Critical patent/JPS61156352A/ja
Publication of JPH049349B2 publication Critical patent/JPH049349B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
JP28062684A 1984-12-27 1984-12-27 命令キュー管理処理方法 Granted JPS61156352A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28062684A JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28062684A JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Publications (2)

Publication Number Publication Date
JPS61156352A true JPS61156352A (ja) 1986-07-16
JPH049349B2 JPH049349B2 (enExample) 1992-02-19

Family

ID=17627671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28062684A Granted JPS61156352A (ja) 1984-12-27 1984-12-27 命令キュー管理処理方法

Country Status (1)

Country Link
JP (1) JPS61156352A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5745628A (en) * 1980-08-30 1982-03-15 Nec Corp Data transfer controlling system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5745628A (en) * 1980-08-30 1982-03-15 Nec Corp Data transfer controlling system

Also Published As

Publication number Publication date
JPH049349B2 (enExample) 1992-02-19

Similar Documents

Publication Publication Date Title
KR970067231A (ko) 씨디-롬 드라이브에서의 큐잉 제어방법
JPS62162146A (ja) マルチプロセッサシステムの試験方法
US3603935A (en) Memory port priority access system with inhibition of low priority lock-out
JPS6145272B2 (enExample)
JPS61156352A (ja) 命令キュー管理処理方法
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPH03122727A (ja) 仮想計算機システムのタイマ制御方式
JPS61184643A (ja) 仮想計算機の起動制御方式
JPS63118969A (ja) 情報処理装置
JPS60178572A (ja) マルチプロセツサ装置
JPH0424733B2 (enExample)
JP2624519B2 (ja) 計算機システムにおける入出力装置の起動処理方法
JPS5942331B2 (ja) プロセツサソウチノセイギヨホウシキ
JPH05265972A (ja) 共用外部記憶装置の排他制御方式
JPH05204555A (ja) 多重化ディスク装置
JPS62108346A (ja) プロセス間通信方式
JPH03182945A (ja) 主記憶内データ転送方式
JPH056219B2 (enExample)
JPH0247751A (ja) チャネル制御方式
JP2000040053A (ja) 入出力処理装置
JPH03144841A (ja) データ処理システム
JPH0690711B2 (ja) メモリアクセス制御方式
JPH0628320A (ja) マルチプロセッサシステム
JPH0510697B2 (enExample)
JPH03211650A (ja) Ｉ／ｏインタフェース制御方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees