JPS5745628A - Data transfer controlling system - Google Patents
Data transfer controlling systemInfo
- Publication number
- JPS5745628A JPS5745628A JP11992380A JP11992380A JPS5745628A JP S5745628 A JPS5745628 A JP S5745628A JP 11992380 A JP11992380 A JP 11992380A JP 11992380 A JP11992380 A JP 11992380A JP S5745628 A JPS5745628 A JP S5745628A
- Authority
- JP
- Japan
- Prior art keywords
- connection display
- display word
- transfer
- section
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To enable priority control in response to the content of transferred processing, by performing execution control according to a plurality of connection display word group displaying the connecting stage of a data transfer indicating word and the priority level. CONSTITUTION:When a processing start instruction 47 is received from a processor, the execution controlling section 41 of a connection display word is started and a level 1-connection display word address is stored. When the 2nd processing start instruction is received from the processor, the section 41 displays ''level 2 is under start'' and a level 2-connection display word address is stored. After that, control is transferred to a connection display word analysis section 42 and a transfer controlling section 43 to perform data transfer according to the connection display word. If the transfer operation is normally finished, the control is transferred from the section 43 to a connection controlling section 14 and also to an interruption controlling section 45 only when a failure is detected. Thus, while ''data is under transfer'' is performed normally, no interruption is caused and the priority control according to the content of transfer processing is made possible.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11992380A JPS5745628A (en) | 1980-08-30 | 1980-08-30 | Data transfer controlling system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11992380A JPS5745628A (en) | 1980-08-30 | 1980-08-30 | Data transfer controlling system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5745628A true JPS5745628A (en) | 1982-03-15 |
Family
ID=14773516
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11992380A Pending JPS5745628A (en) | 1980-08-30 | 1980-08-30 | Data transfer controlling system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5745628A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6149270A (en) * | 1984-08-16 | 1986-03-11 | Fuji Electric Co Ltd | Input/output control system of multiprocessor |
JPS61156352A (en) * | 1984-12-27 | 1986-07-16 | Fujitsu Ltd | Control system for instruction queue |
-
1980
- 1980-08-30 JP JP11992380A patent/JPS5745628A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6149270A (en) * | 1984-08-16 | 1986-03-11 | Fuji Electric Co Ltd | Input/output control system of multiprocessor |
JPS61156352A (en) * | 1984-12-27 | 1986-07-16 | Fujitsu Ltd | Control system for instruction queue |
JPH049349B2 (en) * | 1984-12-27 | 1992-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0137191A3 (en) | Virtual machine system controller | |
JPS5462749A (en) | Multiple information processing system | |
JPS57153339A (en) | Information processor | |
JPS5745628A (en) | Data transfer controlling system | |
JPS56110161A (en) | Message processing system | |
JPS56114023A (en) | Transfer control system | |
JPS5769459A (en) | Program update processing system | |
JPS55166757A (en) | Check unit for overlapping use of output instruction | |
JPS5530717A (en) | Automatic trend display device | |
JPS57164362A (en) | Debugging device in multi-processor system | |
JPS56111938A (en) | Data display control system | |
JPS5617450A (en) | Data collection system | |
JPS6478328A (en) | Interruption control system | |
JPS5674738A (en) | Transfer system of display data | |
JPS54144839A (en) | Test unit for data processing unit | |
JPS57206974A (en) | Shared memory control circuit | |
JPS5528182A (en) | Information processing unit | |
JPS55153053A (en) | Information processor | |
JPS57185558A (en) | Display system for small size electronic device | |
JPS57103530A (en) | Channel controlling system | |
JPS5481742A (en) | Display system for information retrieval | |
JPS5576451A (en) | Program checking system | |
JPS554603A (en) | Sequential control system by microprogram | |
JPS5561864A (en) | Hold control system for address comparison register | |
JPS54155728A (en) | Display method |