JPS54144839A - Test unit for data processing unit - Google Patents
Test unit for data processing unitInfo
- Publication number
- JPS54144839A JPS54144839A JP5353778A JP5353778A JPS54144839A JP S54144839 A JPS54144839 A JP S54144839A JP 5353778 A JP5353778 A JP 5353778A JP 5353778 A JP5353778 A JP 5353778A JP S54144839 A JPS54144839 A JP S54144839A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- bus
- control
- address
- setter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Testing Electric Properties And Detecting Electric Faults (AREA)
Abstract
PURPOSE: To display the signal condition without interruption of CPU operation, by providing the address setter, control setter, coincidence circuit, registers and display unit, and by making display while storing the signal coincident with the content of the setter and the signal on the bus.
CONSTITUTION: The signal exchange between CPU, memory MM, and I/O is made via the address bus A, data bus D and control bus C. This system is provided with the address setter ADS, and control setter CTS, where the switches S1 to S4 performing the set of control condition corresponding to the control signal are provided. The coincidence between the content of the control condition by the switches S1 to S4 and the control signal on the bus C, and that between the content of address designation set at ADS and the address designation signal on the bus A are detected with the coincidence detection circuit ADT. The output drives the register RG, stores the signal on the bus D to RG when the detected output is caused, and the content is displayed on the data display unit DAD. Further, the signal on the bus A detected with the circuit ADT is displayed on the address display unit ADD to effectively perform the test and confirmation.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5353778A JPS54144839A (en) | 1978-05-04 | 1978-05-04 | Test unit for data processing unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5353778A JPS54144839A (en) | 1978-05-04 | 1978-05-04 | Test unit for data processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54144839A true JPS54144839A (en) | 1979-11-12 |
Family
ID=12945548
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5353778A Pending JPS54144839A (en) | 1978-05-04 | 1978-05-04 | Test unit for data processing unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54144839A (en) |
-
1978
- 1978-05-04 JP JP5353778A patent/JPS54144839A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5462749A (en) | Multiple information processing system | |
JPS55119720A (en) | Operation processing unit | |
JPS5539994A (en) | Multiprocessor system | |
JPS54144839A (en) | Test unit for data processing unit | |
JPS5487145A (en) | Display system for data comparison and agreement | |
JPS5619593A (en) | Parity check processing system for memory | |
JPS53129540A (en) | Display system of word processor | |
JPS53113446A (en) | Information processor and its method | |
JPS55166757A (en) | Check unit for overlapping use of output instruction | |
JPS5617450A (en) | Data collection system | |
JPS54132142A (en) | Input/output device identifying system for electronic computer system | |
JPS5489455A (en) | Control system | |
JPS5663652A (en) | Information processing unit | |
JPS5585965A (en) | Microprogram branch system | |
JPS57109058A (en) | Step system of microcomputer | |
JPS5478936A (en) | Check system of input and output terminal abnormal state in on-line information processing system | |
JPS57153444A (en) | Determining processing system for route | |
JPS5443650A (en) | Memory control method of electronic computer | |
JPS56124954A (en) | Advance control type information processing equipment | |
JPS5592952A (en) | Common-bus abnormality detection system | |
JPS57123460A (en) | Hardware monitor system | |
JPS5697164A (en) | Test and set and test and reset system | |
JPS56110128A (en) | Data transfer system | |
JPS54157444A (en) | Memory control system | |
JPS54157056A (en) | Memory check system in cash register |