JPS5663652A - Information processing unit - Google Patents

Information processing unit

Info

Publication number
JPS5663652A
JPS5663652A JP13764179A JP13764179A JPS5663652A JP S5663652 A JPS5663652 A JP S5663652A JP 13764179 A JP13764179 A JP 13764179A JP 13764179 A JP13764179 A JP 13764179A JP S5663652 A JPS5663652 A JP S5663652A
Authority
JP
Japan
Prior art keywords
operation code
instruction
address
memory
fetch cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13764179A
Other languages
Japanese (ja)
Inventor
Rikio Kuribayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP13764179A priority Critical patent/JPS5663652A/en
Publication of JPS5663652A publication Critical patent/JPS5663652A/en
Pending legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE: To make it possible to prevent an abnormal execution of the instruction, by checking to ensure that the operation part is normally accessed at the fetch cycle, in the information processing unit having a byte machine control structure.
CONSTITUTION: At the time of fetch cycle of the operation code of the instruction (n), the micro-CPU1 puts the address A on the address line of the interface bus 4, instructs to read the memory, and at the same time accesses the operation code display memory 5. If this access is normal, the operation code of the instruction (n) is input to CPU1 from the address A of the memory 2 through the data line D, and also the operation code discrimination bit "1" corresponding to the address A is sent to the checking circuit 6 from the memory 5. This circuit 6 decides that the operation code has been normally accessed at the fetch cycle, by receiving "1" bit. In this way, an abnormal execution of the instruction can be prevented.
COPYRIGHT: (C)1981,JPO&Japio
JP13764179A 1979-10-26 1979-10-26 Information processing unit Pending JPS5663652A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13764179A JPS5663652A (en) 1979-10-26 1979-10-26 Information processing unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13764179A JPS5663652A (en) 1979-10-26 1979-10-26 Information processing unit

Publications (1)

Publication Number Publication Date
JPS5663652A true JPS5663652A (en) 1981-05-30

Family

ID=15203385

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13764179A Pending JPS5663652A (en) 1979-10-26 1979-10-26 Information processing unit

Country Status (1)

Country Link
JP (1) JPS5663652A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6095638A (en) * 1983-10-31 1985-05-29 Toshiba Corp Device using processor
WO1992007320A1 (en) * 1990-10-20 1992-04-30 Fujitsu Limited Instruction buffering device
JP2009067384A (en) * 2008-10-31 2009-04-02 Yanmar Co Ltd Work vehicle cabin

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6095638A (en) * 1983-10-31 1985-05-29 Toshiba Corp Device using processor
WO1992007320A1 (en) * 1990-10-20 1992-04-30 Fujitsu Limited Instruction buffering device
US5598544A (en) * 1990-10-20 1997-01-28 Fujitsu Limited Instruction buffer device for processing an instruction set of variable-length instruction codes
JP2009067384A (en) * 2008-10-31 2009-04-02 Yanmar Co Ltd Work vehicle cabin

Similar Documents

Publication Publication Date Title
GB1469298A (en) Circuit arrangements of highly integrated chips
JPS57105879A (en) Control system for storage device
GB1440695A (en) Digital data processing systems
GB1469299A (en) Circuit arrangement for data processing devices
GB1158339A (en) Data Processing Arrangements.
JPS57117187A (en) Discriminating method for memory
JPS5663652A (en) Information processing unit
US3618028A (en) Local storage facility
JPS57164347A (en) Undefined instruction detector for one chip microcomputer
JPS5487148A (en) Data processing system by multiplex processor
JPS5452936A (en) Memroy processor
JPS5563453A (en) Memory system
JPS57200985A (en) Buffer memory device
JPS55166727A (en) Microcomputer system
GB1112050A (en) Data processors
JPS57159348A (en) Microprogram control system
JPS5510659A (en) Data processor
JPS5687153A (en) Controller for auxiliary memory
JPS5696336A (en) Processing system for multilayer level microprogram
JPS55117780A (en) Buffer memory unit
JPS54151330A (en) Information processor
JPS5617442A (en) Parity error processing system
JPS6115235A (en) Central processor
JPS57172582A (en) Cash memory control method
JPS5697150A (en) Instruction advance fetch device