JPH0473184B2 - - Google Patents
Info
- Publication number
- JPH0473184B2 JPH0473184B2 JP7494086A JP7494086A JPH0473184B2 JP H0473184 B2 JPH0473184 B2 JP H0473184B2 JP 7494086 A JP7494086 A JP 7494086A JP 7494086 A JP7494086 A JP 7494086A JP H0473184 B2 JPH0473184 B2 JP H0473184B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- processor
- stop
- spu
- processors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7494086A JPS62231371A (ja) | 1986-03-31 | 1986-03-31 | マルチプロセッサの起動停止制御方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7494086A JPS62231371A (ja) | 1986-03-31 | 1986-03-31 | マルチプロセッサの起動停止制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62231371A JPS62231371A (ja) | 1987-10-09 |
| JPH0473184B2 true JPH0473184B2 (OSRAM) | 1992-11-20 |
Family
ID=13561845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7494086A Granted JPS62231371A (ja) | 1986-03-31 | 1986-03-31 | マルチプロセッサの起動停止制御方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62231371A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07104837B2 (ja) * | 1987-11-25 | 1995-11-13 | 富士通株式会社 | プロセッサの制御方法 |
-
1986
- 1986-03-31 JP JP7494086A patent/JPS62231371A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62231371A (ja) | 1987-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4394730A (en) | Multi-processor system employing job-swapping between different priority processors | |
| JP2829091B2 (ja) | データ処理システム | |
| US4318174A (en) | Multi-processor system employing job-swapping between different priority processors | |
| JPH0473184B2 (OSRAM) | ||
| JPH0433130A (ja) | マルチチップ構成方法 | |
| JPS6223895B2 (OSRAM) | ||
| JPH0145657B2 (OSRAM) | ||
| JPS5933558A (ja) | 情報処理装置 | |
| JPH01248264A (ja) | システムバス競合制御方式 | |
| JPS63153635A (ja) | デ−タ転送速度指定方式 | |
| JPS6336401A (ja) | プロセス制御装置 | |
| JPH02730B2 (OSRAM) | ||
| JPH01142962A (ja) | データ転送制御方式 | |
| JPH0869444A (ja) | マルチプロセッサシステム | |
| JPH02176832A (ja) | マイクロコンピュータ | |
| JPH0431421B2 (OSRAM) | ||
| JPS63276162A (ja) | マルチプロセッサシステムのプロセッサ起動方式 | |
| JPS5831465A (ja) | プロセツサ制御方式 | |
| JPH01133107A (ja) | シーケンスコントローラ | |
| JPS62229350A (ja) | 指令伝達制御方式 | |
| JPS6063662A (ja) | マルチプロセツサシステム | |
| JPH0690671B2 (ja) | 入出力装置のアクセス方法 | |
| JPH03250275A (ja) | 1チップマイクロプロセッサ | |
| JPS6170653A (ja) | プロセツサ間の割込み制御方式 | |
| JPH0424733B2 (OSRAM) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |