JPH0473167B2 - - Google Patents

Info

Publication number
JPH0473167B2
JPH0473167B2 JP59181207A JP18120784A JPH0473167B2 JP H0473167 B2 JPH0473167 B2 JP H0473167B2 JP 59181207 A JP59181207 A JP 59181207A JP 18120784 A JP18120784 A JP 18120784A JP H0473167 B2 JPH0473167 B2 JP H0473167B2
Authority
JP
Japan
Prior art keywords
timer
cpu
tcw
processing
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59181207A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6159516A (ja
Inventor
Toshiki Nakajima
Yasuo Doi
Toshio Shoji
Yoshinobu Ikeda
Yasuhiko Makiura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP59181207A priority Critical patent/JPS6159516A/ja
Publication of JPS6159516A publication Critical patent/JPS6159516A/ja
Publication of JPH0473167B2 publication Critical patent/JPH0473167B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Measurement Of Predetermined Time Intervals (AREA)
JP59181207A 1984-08-30 1984-08-30 タイマ機構 Granted JPS6159516A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59181207A JPS6159516A (ja) 1984-08-30 1984-08-30 タイマ機構

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59181207A JPS6159516A (ja) 1984-08-30 1984-08-30 タイマ機構

Publications (2)

Publication Number Publication Date
JPS6159516A JPS6159516A (ja) 1986-03-27
JPH0473167B2 true JPH0473167B2 (en:Method) 1992-11-20

Family

ID=16096700

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59181207A Granted JPS6159516A (ja) 1984-08-30 1984-08-30 タイマ機構

Country Status (1)

Country Link
JP (1) JPS6159516A (en:Method)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4926319A (en) * 1988-08-19 1990-05-15 Motorola Inc. Integrated circuit timer with multiple channels and dedicated service processor
JP2000214274A (ja) * 1999-01-25 2000-08-04 Nec Eng Ltd タイムアウト優先処理タイマ回路
US8285895B2 (en) 2007-08-06 2012-10-09 Winbond Electronics Corporation Handshake free sharing in a computer architecture

Also Published As

Publication number Publication date
JPS6159516A (ja) 1986-03-27

Similar Documents

Publication Publication Date Title
KR940004434A (ko) 스마트 다이나믹 랜덤 억세스 메모리 및 그 처리방법
JPH0473167B2 (en:Method)
JP3168845B2 (ja) ディジタル信号処理装置
JP3139310B2 (ja) ディジタル信号処理装置
JP3127737B2 (ja) ディジタル信号処理装置
JPS60235251A (ja) タイマ機構
JP2732890B2 (ja) データ処理装置のスタンバイ方式
JPH0340075A (ja) マイクロコンピュータ
JPS60186939A (ja) タイマ機構
JPH03129532A (ja) マイクロシーケンス回路
JPH05120203A (ja) Ｄｍａ制御方式
JPS62256138A (ja) デ−タ処理装置
JPH03223955A (ja) 情報処理システム
JPS6120139A (ja) 割込み制御方式
JPS619733A (ja) テスト装置
JPS62190544A (ja) プログラマブル・コントロ−ラの上位リンクユニツト
JPH01201730A (ja) 情報処理装置
JPH0514290B2 (en:Method)
JPH03194621A (ja) データ処理装置
JPH049344B2 (en:Method)
JPS63733A (ja) プログラム実行処理方式
JPH0214733B2 (en:Method)
JPS63214862A (ja) マイクロ・プロセツサ
JPH1027153A (ja) バス転送装置
JPH10134013A (ja) マルチｃｐｕシステム