JPH0464097B2 - - Google Patents
Info
- Publication number
- JPH0464097B2 JPH0464097B2 JP60009441A JP944185A JPH0464097B2 JP H0464097 B2 JPH0464097 B2 JP H0464097B2 JP 60009441 A JP60009441 A JP 60009441A JP 944185 A JP944185 A JP 944185A JP H0464097 B2 JPH0464097 B2 JP H0464097B2
- Authority
- JP
- Japan
- Prior art keywords
- emulation
- ready signal
- memory
- signal
- target system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 38
- 230000006870 function Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000012356 Product development Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60009441A JPS61168052A (ja) | 1985-01-22 | 1985-01-22 | デバツグ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60009441A JPS61168052A (ja) | 1985-01-22 | 1985-01-22 | デバツグ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61168052A JPS61168052A (ja) | 1986-07-29 |
| JPH0464097B2 true JPH0464097B2 (enrdf_load_stackoverflow) | 1992-10-13 |
Family
ID=11720389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60009441A Granted JPS61168052A (ja) | 1985-01-22 | 1985-01-22 | デバツグ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61168052A (enrdf_load_stackoverflow) |
-
1985
- 1985-01-22 JP JP60009441A patent/JPS61168052A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61168052A (ja) | 1986-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4694426A (en) | Asynchronous FIFO status circuit | |
| JPH0464097B2 (enrdf_load_stackoverflow) | ||
| JPH06236291A (ja) | 内部及び外部の周辺機器とエミュレーションモードで作動可能なマイクロコンピュータ | |
| JP2572736B2 (ja) | インサーキットエミュレータのデータバス競合回避回路 | |
| JPH029401Y2 (enrdf_load_stackoverflow) | ||
| SU1552189A1 (ru) | Устройство дл контрол программ | |
| SU1288704A1 (ru) | Устройство дл сопр жени центрального процессора с группой арифметических процессоров | |
| JPH02137009A (ja) | 外部デバイス制御装置 | |
| JP2786033B2 (ja) | 時間測定装置 | |
| JPS62248043A (ja) | マイクロコンピユ−タ・インストラクシヨン・フエツチ用メモリ切換回路 | |
| JPS61196337A (ja) | メモリの未使用領域アクセス検出方式 | |
| JP2716284B2 (ja) | 半導体集積回路 | |
| JPH01169639A (ja) | 記憶装置 | |
| JPH0370055A (ja) | 半導体集積回路装置 | |
| JPS61133465A (ja) | Cpuの切換方法 | |
| JPH04160487A (ja) | 半導体集積回路 | |
| JPS6398052A (ja) | 記憶装置 | |
| JPS62241041A (ja) | 情報処理装置 | |
| JPS6190252A (ja) | ウエイト・サイクル插入回路 | |
| JPS6227423B2 (enrdf_load_stackoverflow) | ||
| JPS5566042A (en) | Memory control circuit | |
| JPS62209640A (ja) | 記憶装置 | |
| JPH0543142B2 (enrdf_load_stackoverflow) | ||
| JPS6127785B2 (enrdf_load_stackoverflow) | ||
| JP2004046444A (ja) | 半導体集積回路 |