JPS61168052A - デバツグ装置 - Google Patents

デバツグ装置

Info

Publication number
JPS61168052A
JPS61168052A JP60009441A JP944185A JPS61168052A JP S61168052 A JPS61168052 A JP S61168052A JP 60009441 A JP60009441 A JP 60009441A JP 944185 A JP944185 A JP 944185A JP S61168052 A JPS61168052 A JP S61168052A
Authority
JP
Japan
Prior art keywords
ready signal
target system
memory
sent
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60009441A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0464097B2 (enrdf_load_stackoverflow
Inventor
Etsuro Yamauchi
山内　悦朗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60009441A priority Critical patent/JPS61168052A/ja
Publication of JPS61168052A publication Critical patent/JPS61168052A/ja
Publication of JPH0464097B2 publication Critical patent/JPH0464097B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP60009441A 1985-01-22 1985-01-22 デバツグ装置 Granted JPS61168052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60009441A JPS61168052A (ja) 1985-01-22 1985-01-22 デバツグ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60009441A JPS61168052A (ja) 1985-01-22 1985-01-22 デバツグ装置

Publications (2)

Publication Number Publication Date
JPS61168052A true JPS61168052A (ja) 1986-07-29
JPH0464097B2 JPH0464097B2 (enrdf_load_stackoverflow) 1992-10-13

Family

ID=11720389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60009441A Granted JPS61168052A (ja) 1985-01-22 1985-01-22 デバツグ装置

Country Status (1)

Country Link
JP (1) JPS61168052A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0464097B2 (enrdf_load_stackoverflow) 1992-10-13

Similar Documents

Publication Publication Date Title
KR970012193A (ko) 데이타 처리 시스템을 초기화(initializing) 하기 위한 방법과 회로
US4636967A (en) Monitor circuit
SU1541619A1 (ru) Устройство дл формировани адреса
JPS61253555A (ja) トランザクシヨン・アナライザ
JPS6120145A (ja) マイクロプロセツサ動作解析装置
US6728906B1 (en) Trace buffer for a configurable system-on-chip
US5758059A (en) In-circuit emulator in which abrupt and deferred arming and disarming of several events on a microprocessor chip are controlled using a single-input pin
US5497456A (en) Apparatus for transferring information between an interrupt producer and an interrupt service environment
JPS61168052A (ja) デバツグ装置
JP3452147B2 (ja) 内部及び外部の周辺機器とエミュレーションモードで作動可能なマイクロコンピュータ
US5823871A (en) Interface control device for use with TV game equipment
JPH0399334A (ja) プログラム・ダウンロード式エミュレータ
JPS6320545A (ja) エミユレ−タのレジスタ読出し装置
JPS6113613B2 (enrdf_load_stackoverflow)
SU1552189A1 (ru) Устройство дл контрол программ
US6081480A (en) Semiconductor integrated circuit
JPS61196337A (ja) メモリの未使用領域アクセス検出方式
SU1183979A1 (ru) Устройство для сбора информации о работе процессора
KR0118651Y1 (ko) 피씨와 이미지 프로세서의 인터페이스장치
KR900006830Y1 (ko) Dtmf송수신기의 스트로브신호 발생회로
KR0120414Y1 (ko) 에지 트리거 lsi 제어장치
JPH0495785A (ja) 半導体集積回路装置
SU1501065A1 (ru) Устройство дл контрол хода программ
JPH0561714B2 (enrdf_load_stackoverflow)
JPH06139076A (ja) 割り込み処理装置