JPH0453028B2 - - Google Patents
Info
- Publication number
- JPH0453028B2 JPH0453028B2 JP944385A JP944385A JPH0453028B2 JP H0453028 B2 JPH0453028 B2 JP H0453028B2 JP 944385 A JP944385 A JP 944385A JP 944385 A JP944385 A JP 944385A JP H0453028 B2 JPH0453028 B2 JP H0453028B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- signal
- comparator
- shift register
- address mark
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP944385A JPS61168175A (ja) | 1985-01-22 | 1985-01-22 | ディスク制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP944385A JPS61168175A (ja) | 1985-01-22 | 1985-01-22 | ディスク制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61168175A JPS61168175A (ja) | 1986-07-29 |
| JPH0453028B2 true JPH0453028B2 (cg-RX-API-DMAC7.html) | 1992-08-25 |
Family
ID=11720438
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP944385A Granted JPS61168175A (ja) | 1985-01-22 | 1985-01-22 | ディスク制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61168175A (cg-RX-API-DMAC7.html) |
-
1985
- 1985-01-22 JP JP944385A patent/JPS61168175A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61168175A (ja) | 1986-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4625321A (en) | Dual edge clock address mark detector | |
| JPS6226103B2 (cg-RX-API-DMAC7.html) | ||
| JPH0316450A (ja) | 非同期の直列データ受信装置及びその受信方法 | |
| JPH0453028B2 (cg-RX-API-DMAC7.html) | ||
| EP0530030B1 (en) | Circuit for detecting a synchronizing signal in frame synchronized data transmission | |
| JPH06162669A (ja) | 同期符号抽出回路 | |
| JP2891592B2 (ja) | サーボ情報抽出装置およびサーボマーク検出装置およびウインドウ生成装置 | |
| JPS5943860B2 (ja) | フレ−ム同期信号検出回路 | |
| US20030196130A1 (en) | Prompt resynchronization for a serial interface | |
| JP2560406B2 (ja) | ディジタル位相制御回路 | |
| JPH0431211B2 (cg-RX-API-DMAC7.html) | ||
| JPH0727695Y2 (ja) | 信号波形のエツジ検出回路 | |
| KR880006862A (ko) | 디지틀 신호처리회로 및 그에 대한 신호전송방법 | |
| JP2998284B2 (ja) | ビット照合回路 | |
| JP2824774B2 (ja) | パルス列検出方法及び回路 | |
| JPH03295075A (ja) | フロッピーディスクコントローラ | |
| KR930002893Y1 (ko) | 동기 검출 회로 | |
| JP2606458Y2 (ja) | 信号レベル監視回路 | |
| JP2578874B2 (ja) | パルス回路 | |
| JPH0130237B2 (cg-RX-API-DMAC7.html) | ||
| JPH07234908A (ja) | 磁性コード信号の分離処理回路 | |
| JPH0244443A (ja) | メモリアクセス方式 | |
| JPH0568136B2 (cg-RX-API-DMAC7.html) | ||
| JPS62133841A (ja) | 非同期直列方式デ−タ通信システム | |
| KR980010747A (ko) | 데이터 검출을 위한 검출 시간 조정 장치 |