JPH0449115B2 - - Google Patents

Info

Publication number
JPH0449115B2
JPH0449115B2 JP57205708A JP20570882A JPH0449115B2 JP H0449115 B2 JPH0449115 B2 JP H0449115B2 JP 57205708 A JP57205708 A JP 57205708A JP 20570882 A JP20570882 A JP 20570882A JP H0449115 B2 JPH0449115 B2 JP H0449115B2
Authority
JP
Japan
Prior art keywords
display
circuit
processing unit
central processing
video ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57205708A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5995587A (ja
Inventor
Kohei Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57205708A priority Critical patent/JPS5995587A/ja
Publication of JPS5995587A publication Critical patent/JPS5995587A/ja
Publication of JPH0449115B2 publication Critical patent/JPH0449115B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
JP57205708A 1982-11-24 1982-11-24 表示処理装置 Granted JPS5995587A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57205708A JPS5995587A (ja) 1982-11-24 1982-11-24 表示処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57205708A JPS5995587A (ja) 1982-11-24 1982-11-24 表示処理装置

Publications (2)

Publication Number Publication Date
JPS5995587A JPS5995587A (ja) 1984-06-01
JPH0449115B2 true JPH0449115B2 (enrdf_load_stackoverflow) 1992-08-10

Family

ID=16511380

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57205708A Granted JPS5995587A (ja) 1982-11-24 1982-11-24 表示処理装置

Country Status (1)

Country Link
JP (1) JPS5995587A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2065979C (en) * 1991-06-10 1999-01-19 Stephen Patrick Thompson Mode dependent minimum fifo fill level controls processor access to video memory

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166385A (ja) * 1982-03-27 1983-10-01 キヤノン株式会社 表示メモリ・アクセス方式

Also Published As

Publication number Publication date
JPS5995587A (ja) 1984-06-01

Similar Documents

Publication Publication Date Title
US5587953A (en) First-in-first-out buffer memory
JPH0212523A (ja) コンピユータ・デイスプレイ・システム
JPS6242228A (ja) 表示情報処理システム
EP0200036B1 (en) Method and system for displaying images in adjacent display areas
JP3444154B2 (ja) メモリアクセス制御回路
US6189075B1 (en) Circuit for the management of memories in a multiple-user environment with access request and priority
JPH0449115B2 (enrdf_load_stackoverflow)
KR950001597B1 (ko) 모니터 리프레쉬(Refresh)를 위한 전용 피포(FIFO)회로
JPS6027976A (ja) 先入先出メモリ装置
JPH06103026A (ja) メモリシステム
JP2624155B2 (ja) 表示用メモリ書き込みデータ制御回路
JPS6067990A (ja) 密度変換機能を有する画情報処理装置
JP3349941B2 (ja) 表示制御装置
JPS61196286A (ja) 表示情報処理装置
JP3037242B2 (ja) パイプライン処理回路
JP2000003332A (ja) 双方向バスサイズ変換回路
JPS60251431A (ja) メモリ表示装置
JPS61131033A (ja) リングバツフアの制御方式
JPS5997184A (ja) 画像処理装置
JPH0430052B2 (enrdf_load_stackoverflow)
KR0148894B1 (ko) 그래픽스 가속 시스템
KR0152347B1 (ko) 비디오램의 데이타 액세스 방법
KR950006177Y1 (ko) 비디오 메모리 액세스 제어회로
JPS62150384A (ja) 画像スクロ−ル装置
JPS62243043A (ja) メモリ駆動回路