JPH044631B2 - - Google Patents
Info
- Publication number
- JPH044631B2 JPH044631B2 JP58080380A JP8038083A JPH044631B2 JP H044631 B2 JPH044631 B2 JP H044631B2 JP 58080380 A JP58080380 A JP 58080380A JP 8038083 A JP8038083 A JP 8038083A JP H044631 B2 JPH044631 B2 JP H044631B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- value
- signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8038083A JPS59205651A (ja) | 1983-05-09 | 1983-05-09 | アドレス発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8038083A JPS59205651A (ja) | 1983-05-09 | 1983-05-09 | アドレス発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59205651A JPS59205651A (ja) | 1984-11-21 |
| JPH044631B2 true JPH044631B2 (cg-RX-API-DMAC7.html) | 1992-01-28 |
Family
ID=13716672
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8038083A Granted JPS59205651A (ja) | 1983-05-09 | 1983-05-09 | アドレス発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59205651A (cg-RX-API-DMAC7.html) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57139856A (en) * | 1981-02-23 | 1982-08-30 | Nippon Telegr & Teleph Corp <Ntt> | Data driving information processing system |
-
1983
- 1983-05-09 JP JP8038083A patent/JPS59205651A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59205651A (ja) | 1984-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080215859A1 (en) | Computer with high-speed context switching | |
| US5642523A (en) | Microprocessor with variable size register windowing | |
| JPS6368931A (ja) | データ処理回路 | |
| JPH0619711B2 (ja) | 優先ブランチ機構を備えたデータ処理システム | |
| JPH044631B2 (cg-RX-API-DMAC7.html) | ||
| JP3454393B2 (ja) | データ処理装置 | |
| JPH07219766A (ja) | 演算処理装置 | |
| JPH0535472A (ja) | マイクロコンピユータ | |
| JP2504535B2 (ja) | バスユニットの構成方法 | |
| JP3124361B2 (ja) | メモリデータロード装置 | |
| JP3647078B2 (ja) | プロセッサ | |
| WO2008026273A1 (fr) | Contrôleur dma | |
| JPH10334081A (ja) | リストベクトル処理装置 | |
| JPH03116256A (ja) | メモリ装置 | |
| JPH0756734A (ja) | マイクロプロセッサ及びその制御方法 | |
| JPH0695304B2 (ja) | デ−タ処理装置 | |
| JPH0198046A (ja) | キャッシュメモリ制御用集積回路 | |
| JPH073659B2 (ja) | マイクロプロセッサ | |
| JPH04186431A (ja) | データプロセッサ | |
| JPH08235135A (ja) | 通信レジスタ付並列計算機 | |
| JPH0877003A (ja) | Dspプログラム並列制御装置 | |
| JPS6198467A (ja) | レジスタ構成方法 | |
| JPH01255037A (ja) | 電子計算機 | |
| JPH01274240A (ja) | 並列処理プロセッサ | |
| JPH0442327A (ja) | 先行制御装置 |