JPH0377658B2 - - Google Patents
Info
- Publication number
- JPH0377658B2 JPH0377658B2 JP57169535A JP16953582A JPH0377658B2 JP H0377658 B2 JPH0377658 B2 JP H0377658B2 JP 57169535 A JP57169535 A JP 57169535A JP 16953582 A JP16953582 A JP 16953582A JP H0377658 B2 JPH0377658 B2 JP H0377658B2
- Authority
- JP
- Japan
- Prior art keywords
- polycrystalline silicon
- melting point
- silicon layer
- silicide
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10D64/011—
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169535A JPS5961033A (ja) | 1982-09-30 | 1982-09-30 | 高融点金属シリサイド層の形成方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169535A JPS5961033A (ja) | 1982-09-30 | 1982-09-30 | 高融点金属シリサイド層の形成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5961033A JPS5961033A (ja) | 1984-04-07 |
| JPH0377658B2 true JPH0377658B2 (enExample) | 1991-12-11 |
Family
ID=15888290
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57169535A Granted JPS5961033A (ja) | 1982-09-30 | 1982-09-30 | 高融点金属シリサイド層の形成方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5961033A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6486560A (en) * | 1987-09-29 | 1989-03-31 | Nippon Telegraph & Telephone | Manufacture of semiconductor device |
| JPH0680638B2 (ja) * | 1990-07-05 | 1994-10-12 | 株式会社東芝 | 半導体装置の製造方法 |
-
1982
- 1982-09-30 JP JP57169535A patent/JPS5961033A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5961033A (ja) | 1984-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0137805B1 (en) | Fabrication of mos integrated circuit devices | |
| JP3704427B2 (ja) | 半導体装置の銅金属配線形成方法 | |
| US5393690A (en) | Method of making semiconductor having improved interlevel conductor insulation | |
| EP0051249A2 (en) | Process for forming epitaxially extended polycrystalline structures | |
| KR910000019B1 (ko) | 다결정 실리콘 저항기 제조방법 | |
| KR19990072884A (ko) | 다결정실리콘구조물의제조방법 | |
| JPH0624226B2 (ja) | スタック形cmos装置の製造方法 | |
| EP0051500B1 (en) | Semiconductor devices | |
| EP0252679B1 (en) | Semiconductor device having two electrodes with an insulating film between them | |
| JPH05243555A (ja) | 半導体装置及びその製造方法 | |
| JPH05299348A (ja) | 多結晶シリコン薄膜の形成方法 | |
| US5240511A (en) | Lightly doped polycrystalline silicon resistor having a non-negative temperature coefficient | |
| JPH0377658B2 (enExample) | ||
| JPH0614549B2 (ja) | 薄膜トランジスタ | |
| US20030205769A1 (en) | Method of making a polycide interconnection layer having a silicide film formed on a polycrystal silicon for a semiconductor device | |
| JPH0613402A (ja) | 半導体装置の製造方法 | |
| JPH03205830A (ja) | 半導体装置及び多結晶ゲルマニウムの製造方法 | |
| JPS58134427A (ja) | 半導体装置の製造方法 | |
| JPS61174745A (ja) | 半導体装置の製造方法 | |
| JPS59208772A (ja) | 半導体装置の製造方法 | |
| JPS63281424A (ja) | ポリサイド電極の形成方法 | |
| JPH0387061A (ja) | 半導体装置 | |
| JPH0536911A (ja) | 3次元回路素子およびその製造方法 | |
| JP2875258B2 (ja) | 半導体装置およびその製造方法 | |
| JPH0235741A (ja) | 半導体装置およびその製造方法 |