JPH0352068B2 - - Google Patents

Info

Publication number
JPH0352068B2
JPH0352068B2 JP59228231A JP22823184A JPH0352068B2 JP H0352068 B2 JPH0352068 B2 JP H0352068B2 JP 59228231 A JP59228231 A JP 59228231A JP 22823184 A JP22823184 A JP 22823184A JP H0352068 B2 JPH0352068 B2 JP H0352068B2
Authority
JP
Japan
Prior art keywords
circuit
display control
clock
control circuit
crt display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59228231A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61107286A (ja
Inventor
Hideto Nishino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP59228231A priority Critical patent/JPS61107286A/ja
Publication of JPS61107286A publication Critical patent/JPS61107286A/ja
Publication of JPH0352068B2 publication Critical patent/JPH0352068B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
JP59228231A 1984-10-30 1984-10-30 Ｃｒｔ表示制御回路の試験方式 Granted JPS61107286A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59228231A JPS61107286A (ja) 1984-10-30 1984-10-30 Ｃｒｔ表示制御回路の試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59228231A JPS61107286A (ja) 1984-10-30 1984-10-30 Ｃｒｔ表示制御回路の試験方式

Publications (2)

Publication Number Publication Date
JPS61107286A JPS61107286A (ja) 1986-05-26
JPH0352068B2 true JPH0352068B2 (esLanguage) 1991-08-08

Family

ID=16873219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59228231A Granted JPS61107286A (ja) 1984-10-30 1984-10-30 Ｃｒｔ表示制御回路の試験方式

Country Status (1)

Country Link
JP (1) JPS61107286A (esLanguage)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3143539B2 (ja) * 1993-02-03 2001-03-07 キヤノン株式会社 インク残量検知方法およびその装置ならびにインクジェット記録装置
JP5761944B2 (ja) * 2010-08-11 2015-08-12 株式会社富士通アドバンストエンジニアリング エラーチェック回路及びエラーチェック方法

Also Published As

Publication number Publication date
JPS61107286A (ja) 1986-05-26

Similar Documents

Publication Publication Date Title
JP2944039B2 (ja) 不安定防止回路
JPH084340B2 (ja) インタ−フエイス装置
JPH0352068B2 (esLanguage)
EP0125768B1 (en) Method and apparatus for generating phase locked digital clock signals
EP0225512B1 (en) Digital free-running clock synchronizer
US10504411B2 (en) Display device
US5436927A (en) Method and apparatus for testing frequency symmetry of digital signals
JPH01205237A (ja) 同期機能不全検出
JP2948245B2 (ja) 通信ネットワーク局のための送受信同期化装置
KR100444796B1 (ko) 액정 표시 장치용 해상도 모드신호 발생회로
US4521897A (en) Apparatus for synchronizing the operation of master and slave counters
JP3036223B2 (ja) クロック乗換回路
KR880001228B1 (ko) 다이나믹 램의 동기 클럭 발생방법
JPH01137353A (ja) インタフエース回路
JP2605895B2 (ja) トリガ信号発生器
KR0183777B1 (ko) 칼라벌스트 위상틀어짐 검출장치
JP2536435Y2 (ja) パリテイ計数回路
JPH0233238A (ja) 調歩同期方式データの受信クロック再生回路
JP2735760B2 (ja) パターン検出回路
JP2590935B2 (ja) デジタル伝送データ再生回路
JP2646436B2 (ja) タイマ制御方式
JPS6031655A (ja) クロツク制御方式
KR950001927B1 (ko) 디지탈 데이타 동기 신호 검출회로
JP2903548B2 (ja) 論理回路診断システム
JPH0420526B2 (esLanguage)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees