JPS61107286A - Crt表示制御回路の試験方式 - Google Patents
Crt表示制御回路の試験方式Info
- Publication number
- JPS61107286A JPS61107286A JP59228231A JP22823184A JPS61107286A JP S61107286 A JPS61107286 A JP S61107286A JP 59228231 A JP59228231 A JP 59228231A JP 22823184 A JP22823184 A JP 22823184A JP S61107286 A JPS61107286 A JP S61107286A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- control circuit
- display control
- crt display
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title description 5
- 230000001360 synchronised effect Effects 0.000 claims description 29
- 238000010998 test method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 230000010355 oscillation Effects 0.000 description 7
- 230000000630 rising effect Effects 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Digital Computer Display Output (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59228231A JPS61107286A (ja) | 1984-10-30 | 1984-10-30 | Crt表示制御回路の試験方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59228231A JPS61107286A (ja) | 1984-10-30 | 1984-10-30 | Crt表示制御回路の試験方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61107286A true JPS61107286A (ja) | 1986-05-26 |
| JPH0352068B2 JPH0352068B2 (esLanguage) | 1991-08-08 |
Family
ID=16873219
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59228231A Granted JPS61107286A (ja) | 1984-10-30 | 1984-10-30 | Crt表示制御回路の試験方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61107286A (esLanguage) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5929885A (en) * | 1993-02-03 | 1999-07-27 | Canon Kabushiki Kaisha | Ink consumption detection using a photosensor with a light-transmissive ink container |
| JP2012039552A (ja) * | 2010-08-11 | 2012-02-23 | Fujitsu Advanced Engineering Ltd | エラーチェック回路及びエラーチェック方法 |
-
1984
- 1984-10-30 JP JP59228231A patent/JPS61107286A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5929885A (en) * | 1993-02-03 | 1999-07-27 | Canon Kabushiki Kaisha | Ink consumption detection using a photosensor with a light-transmissive ink container |
| JP2012039552A (ja) * | 2010-08-11 | 2012-02-23 | Fujitsu Advanced Engineering Ltd | エラーチェック回路及びエラーチェック方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0352068B2 (esLanguage) | 1991-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2944039B2 (ja) | 不安定防止回路 | |
| US4835728A (en) | Deterministic clock control apparatus for a data processing system | |
| US3549804A (en) | Bit sampling in asynchronous buffers | |
| US4317053A (en) | High speed synchronization circuit | |
| US4823365A (en) | Synchronization method and elastic buffer circuit | |
| JP2641276B2 (ja) | 2段式同期装置 | |
| JPS61107286A (ja) | Crt表示制御回路の試験方式 | |
| JPH03127526A (ja) | 同期化装置 | |
| US6041418A (en) | Race free and technology independent flag generating circuitry associated with two asynchronous clocks | |
| JPH02127688A (ja) | 陰極線管表示装置制御方式 | |
| US4780896A (en) | High speed digital counter slip control circuit | |
| JPH1185304A (ja) | クロック入力制御回路 | |
| US5548621A (en) | Data instrumentation system having circuitry for resolving multiple asynchronous state inputs | |
| US5349387A (en) | Apparatus for detecting polarity of an input signal | |
| JPH01290013A (ja) | 非同期クロツク選択同期化回路 | |
| JPH01116815A (ja) | クロック切換え回路 | |
| KR880001228B1 (ko) | 다이나믹 램의 동기 클럭 발생방법 | |
| JPS63312754A (ja) | エラ−発生回路 | |
| JPH06268492A (ja) | クロック切り換え回路 | |
| JPS6220448A (ja) | ビツトサンプル方式 | |
| JPH02141146A (ja) | 高速データ転送バスのノイズ回避回路 | |
| JPH01137728A (ja) | シリアル/パラレル変換の回路装置 | |
| JPH0744399A (ja) | 割込制御回路 | |
| JPS6073770A (ja) | 情報処理装置における非同期信号の処理方法 | |
| JPH0210418A (ja) | 同期化論理回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |