JPH0348656B2 - - Google Patents
Info
- Publication number
- JPH0348656B2 JPH0348656B2 JP57075831A JP7583182A JPH0348656B2 JP H0348656 B2 JPH0348656 B2 JP H0348656B2 JP 57075831 A JP57075831 A JP 57075831A JP 7583182 A JP7583182 A JP 7583182A JP H0348656 B2 JPH0348656 B2 JP H0348656B2
- Authority
- JP
- Japan
- Prior art keywords
- recess
- semiconductor
- film
- oxide film
- thermal oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W10/018—
-
- H10W10/10—
Landscapes
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57075831A JPS58192346A (ja) | 1982-05-06 | 1982-05-06 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57075831A JPS58192346A (ja) | 1982-05-06 | 1982-05-06 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58192346A JPS58192346A (ja) | 1983-11-09 |
| JPH0348656B2 true JPH0348656B2 (index.php) | 1991-07-25 |
Family
ID=13587521
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57075831A Granted JPS58192346A (ja) | 1982-05-06 | 1982-05-06 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58192346A (index.php) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2547954B1 (fr) * | 1983-06-21 | 1985-10-25 | Efcis | Procede de fabrication de composants semi-conducteurs isoles dans une plaquette semi-conductrice |
| JPS60107844A (ja) * | 1983-11-16 | 1985-06-13 | Nippon Precision Saakitsutsu Kk | 半導体装置の製造方法 |
| JPH0669064B2 (ja) * | 1984-03-23 | 1994-08-31 | 日本電気株式会社 | 半導体装置の素子分離方法 |
| US4528047A (en) * | 1984-06-25 | 1985-07-09 | International Business Machines Corporation | Method for forming a void free isolation structure utilizing etch and refill techniques |
| US4526631A (en) * | 1984-06-25 | 1985-07-02 | International Business Machines Corporation | Method for forming a void free isolation pattern utilizing etch and refill techniques |
| JPS6122645A (ja) * | 1984-06-26 | 1986-01-31 | Nec Corp | 半導体デバイス用基板およびその製造方法 |
| JPS61128555A (ja) * | 1984-11-27 | 1986-06-16 | Mitsubishi Electric Corp | 半導体装置 |
| US4556585A (en) * | 1985-01-28 | 1985-12-03 | International Business Machines Corporation | Vertically isolated complementary transistors |
| JPH079974B2 (ja) * | 1985-10-15 | 1995-02-01 | 日本電気株式会社 | 相補型半導体装置の製造方法 |
| KR880005690A (ko) * | 1986-10-06 | 1988-06-30 | 넬손 스톤 | 선택적인 에피켁샬층을 사용한 BiCMOS 제조방법 |
| US4929570A (en) * | 1986-10-06 | 1990-05-29 | National Semiconductor Corporation | Selective epitaxy BiCMOS process |
| NL8801981A (nl) * | 1988-08-09 | 1990-03-01 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
| JPH0282551A (ja) * | 1988-09-19 | 1990-03-23 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
| US5250461A (en) * | 1991-05-17 | 1993-10-05 | Delco Electronics Corporation | Method for dielectrically isolating integrated circuits using doped oxide sidewalls |
| KR100485170B1 (ko) * | 2002-12-05 | 2005-04-22 | 동부아남반도체 주식회사 | 반도체 소자 및 이의 제조 방법 |
-
1982
- 1982-05-06 JP JP57075831A patent/JPS58192346A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58192346A (ja) | 1983-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3157357B2 (ja) | 半導体装置 | |
| US4980306A (en) | Method of making a CMOS device with trench isolation device | |
| US20100035398A1 (en) | Field effect transistor and method for manufacturing the same | |
| JPH0355984B2 (index.php) | ||
| EP0097703A1 (en) | Process for forming a cmos integrated circuit structure | |
| JPH0797625B2 (ja) | 半導体記憶装置 | |
| JPH0348656B2 (index.php) | ||
| US5872044A (en) | Late process method for trench isolation | |
| US6271064B2 (en) | Thin film transistor and method of manufacturing the same | |
| US4144098A (en) | P+ Buried layer for I2 L isolation by ion implantation | |
| JPS62104051A (ja) | 集積回路のアイソレ−シヨン構造およびその形成方法 | |
| JPH01130542A (ja) | 素子間分離領域を有する半導体装置の製造方法 | |
| US5593928A (en) | Method of making a semiconductor device having floating source and drain regions | |
| JPH0974189A (ja) | 半導体装置の製造方法 | |
| JP3060948B2 (ja) | 半導体装置の製造方法 | |
| JP2001244324A (ja) | 半導体装置の製造方法 | |
| JPS63314870A (ja) | 絶縁ゲ−ト電界効果トランジスタおよびその製造方法 | |
| JPS6238869B2 (index.php) | ||
| KR100295687B1 (ko) | 모스 트랜지스터 제조방법 | |
| KR100743652B1 (ko) | Soi 소자의 제조방법 | |
| KR100209765B1 (ko) | 바이모스 제조방법 | |
| JPS5846647A (ja) | 半導体装置の製造方法 | |
| KR100211981B1 (ko) | 바이폴라 트랜지스터의 컬렉터 형성방법 | |
| JPH06244415A (ja) | 半導体装置およびその製造方法 | |
| JP3369692B2 (ja) | 半導体素子の製造方法 |