JPH0236016B2 - - Google Patents

Info

Publication number
JPH0236016B2
JPH0236016B2 JP59132408A JP13240884A JPH0236016B2 JP H0236016 B2 JPH0236016 B2 JP H0236016B2 JP 59132408 A JP59132408 A JP 59132408A JP 13240884 A JP13240884 A JP 13240884A JP H0236016 B2 JPH0236016 B2 JP H0236016B2
Authority
JP
Japan
Prior art keywords
microprocessor
bus
channel device
data
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59132408A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6111874A (ja
Inventor
Minoru Koyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP59132408A priority Critical patent/JPS6111874A/ja
Publication of JPS6111874A publication Critical patent/JPS6111874A/ja
Publication of JPH0236016B2 publication Critical patent/JPH0236016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
JP59132408A 1984-06-27 1984-06-27 計算機間のデ−タ転送システム Granted JPS6111874A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59132408A JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59132408A JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Publications (2)

Publication Number Publication Date
JPS6111874A JPS6111874A (ja) 1986-01-20
JPH0236016B2 true JPH0236016B2 (ko) 1990-08-15

Family

ID=15080687

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59132408A Granted JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Country Status (1)

Country Link
JP (1) JPS6111874A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6031492A (ja) * 1983-07-27 1985-02-18 フジテック株式会社 マンコンベアのハンドレ−ル支持案内装置
JP5542787B2 (ja) * 2011-12-08 2014-07-09 シャープ株式会社 画像形成装置

Also Published As

Publication number Publication date
JPS6111874A (ja) 1986-01-20

Similar Documents

Publication Publication Date Title
JPS63255759A (ja) 制御システム
JPH0528860B2 (ko)
JPS63255760A (ja) 制御システム
JPH0236016B2 (ko)
JPH0343804A (ja) シーケンス制御装置
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JP2962767B2 (ja) Ｄｍａ装置のメモリアクセス方式
JP2705955B2 (ja) 並列情報処理装置
JP2554423Y2 (ja) メモリ制御装置
JP3399776B2 (ja) コンピュータおよびコンピュータにおける周辺デバイス制御データの転送方法
JPH03216753A (ja) Ｄｍａ転送方法
JPS60136853A (ja) デ−タ転送方式
JP3156669B2 (ja) 演算処理機能付パケット型メモリシステムの制御方法
JPH01251267A (ja) データ転送システム
JPS5975354A (ja) プロセッサ装置
JPH05108553A (ja) バス結合装置
KR20000003010A (ko) 두 개의 공유 메모리를 사용한 프로세서의 이중화 장치 및 방법
JPH0391339A (ja) 通信制御装置
JPH01129339A (ja) システムバスの制御方式
JPH0398146A (ja) マルチプロセッサシステム
JP2002259328A (ja) バス調停システム及びこのシステムにおけるバスマスタとなる装置の中断処理方法
JPH01248264A (ja) システムバス競合制御方式
JPH0865316A (ja) データ送受信装置
JPH0734189B2 (ja) 多重データ入出力制御回路
JPS59201153A (ja) スタンドアロン型画像処理システムのホスト接続方式