JPH0236010B2 - - Google Patents

Info

Publication number
JPH0236010B2
JPH0236010B2 JP59147261A JP14726184A JPH0236010B2 JP H0236010 B2 JPH0236010 B2 JP H0236010B2 JP 59147261 A JP59147261 A JP 59147261A JP 14726184 A JP14726184 A JP 14726184A JP H0236010 B2 JPH0236010 B2 JP H0236010B2
Authority
JP
Japan
Prior art keywords
address
register
main memory
virtual machine
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59147261A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6126152A (ja
Inventor
Masanori Takahashi
Minoru Etsuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14726184A priority Critical patent/JPS6126152A/ja
Publication of JPS6126152A publication Critical patent/JPS6126152A/ja
Publication of JPH0236010B2 publication Critical patent/JPH0236010B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
JP14726184A 1984-07-16 1984-07-16 アドレスチエツク方式 Granted JPS6126152A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14726184A JPS6126152A (ja) 1984-07-16 1984-07-16 アドレスチエツク方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14726184A JPS6126152A (ja) 1984-07-16 1984-07-16 アドレスチエツク方式

Publications (2)

Publication Number Publication Date
JPS6126152A JPS6126152A (ja) 1986-02-05
JPH0236010B2 true JPH0236010B2 (enrdf_load_stackoverflow) 1990-08-15

Family

ID=15426228

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14726184A Granted JPS6126152A (ja) 1984-07-16 1984-07-16 アドレスチエツク方式

Country Status (1)

Country Link
JP (1) JPS6126152A (enrdf_load_stackoverflow)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62221051A (ja) * 1986-03-20 1987-09-29 Fujitsu Ltd 情報処理装置
JPH0628033B2 (ja) * 1986-04-22 1994-04-13 沖電気工業株式会社 プロセツサ
JPH06105431B2 (ja) * 1987-08-25 1994-12-21 富士通株式会社 ベクトル・プロセッサにおける仮想計算機装置
JPH01201751A (ja) * 1988-02-05 1989-08-14 Matsushita Electric Ind Co Ltd メモリー保護装置
JPH0720752Y2 (ja) * 1988-04-28 1995-05-15 沖電気工業株式会社 携帯用端末装置
JPH02231659A (ja) * 1989-03-06 1990-09-13 Nec Corp 例外アドレス検出装置
JPH02239349A (ja) * 1989-03-13 1990-09-21 Nec Corp 仮想計算機の例外検出回路
US6823404B2 (en) 2000-06-08 2004-11-23 International Business Machines Corporation DMA windowing in an LPAR environment using device arbitration level to allow multiple IOAs per terminal bridge
JP5464226B2 (ja) 2012-03-30 2014-04-09 富士通株式会社 情報処理装置、情報処理装置制御方法及び情報処理装置制御プログラム
JP5914145B2 (ja) * 2012-05-01 2016-05-11 ルネサスエレクトロニクス株式会社 メモリ保護回路、処理装置、およびメモリ保護方法

Also Published As

Publication number Publication date
JPS6126152A (ja) 1986-02-05

Similar Documents

Publication Publication Date Title
JPS6027964A (ja) メモリアクセス制御回路
JPH0552540B2 (enrdf_load_stackoverflow)
KR940007690A (ko) 동기형 다이나믹 메모리를 사용한 프로세서 시스템
JPH06124231A (ja) 半導体ファイル装置
JPH0236010B2 (enrdf_load_stackoverflow)
JPS58147879A (ja) キヤツシユメモリ制御方式
JPS63172343A (ja) 命令先取り方式
JPS60173655A (ja) マルチプロセツサのメモリ方式
JPS5821304B2 (ja) デ−タシヨリソウチ
JPS6022250A (ja) コンピユ−タ装置
JPH0756806A (ja) メモリの管理方法
JPS62131352A (ja) アドレス変換制御方式
JPS59146344A (ja) 仮想スタツク先行制御方式
JPS6036615B2 (ja) メモリ制御方式
JPS60159954A (ja) メモリ制御方式
JPH0414153A (ja) メモリアクセス回路
JPS5821302B2 (ja) デ−タシヨリソウチ
JPS6394348A (ja) プリフイクス領域アクセス回路
JPS63142416A (ja) 入出力制御方式
JPS6136669B2 (enrdf_load_stackoverflow)
JPS6345669A (ja) マルチプロセツサシステム
JPH02304615A (ja) 並列ディスク制御バッファの割当て方式
JPS5856884B2 (ja) アドレス修飾制御方式
JPH04290142A (ja) メモリセレクト方法
JPS63646A (ja) メモリアクセス待ち制御回路