JPH0232651B2 - - Google Patents

Info

Publication number
JPH0232651B2
JPH0232651B2 JP56102979A JP10297981A JPH0232651B2 JP H0232651 B2 JPH0232651 B2 JP H0232651B2 JP 56102979 A JP56102979 A JP 56102979A JP 10297981 A JP10297981 A JP 10297981A JP H0232651 B2 JPH0232651 B2 JP H0232651B2
Authority
JP
Japan
Prior art keywords
instruction
interrupt
address
executed
break point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56102979A
Other languages
English (en)
Japanese (ja)
Other versions
JPS584461A (ja
Inventor
Yasumasa Nishijima
Shosaku Furubayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP56102979A priority Critical patent/JPS584461A/ja
Publication of JPS584461A publication Critical patent/JPS584461A/ja
Publication of JPH0232651B2 publication Critical patent/JPH0232651B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Testing And Monitoring For Control Systems (AREA)
JP56102979A 1981-06-30 1981-06-30 プログラム・デバツク制御方式 Granted JPS584461A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56102979A JPS584461A (ja) 1981-06-30 1981-06-30 プログラム・デバツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56102979A JPS584461A (ja) 1981-06-30 1981-06-30 プログラム・デバツク制御方式

Publications (2)

Publication Number Publication Date
JPS584461A JPS584461A (ja) 1983-01-11
JPH0232651B2 true JPH0232651B2 (de) 1990-07-23

Family

ID=14341846

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56102979A Granted JPS584461A (ja) 1981-06-30 1981-06-30 プログラム・デバツク制御方式

Country Status (1)

Country Link
JP (1) JPS584461A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6140648A (ja) * 1984-08-01 1986-02-26 Matsushita Electric Ind Co Ltd ブレ−クポイント設定装置
JPS6159544A (ja) * 1984-08-31 1986-03-27 Hitachi Ltd マイクロコンピユ−タ用保守プログラム結合方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5633742A (en) * 1979-08-25 1981-04-04 Fujitsu Ltd Arithmetic processor having debug processing function

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5633742A (en) * 1979-08-25 1981-04-04 Fujitsu Ltd Arithmetic processor having debug processing function

Also Published As

Publication number Publication date
JPS584461A (ja) 1983-01-11

Similar Documents

Publication Publication Date Title
JPH06103472B2 (ja) デバツグ用マイクロプロセツサ
JP2522158B2 (ja) マルチプロセッサシステムのプログラムデバッグ方法
US5481756A (en) DMA controller mailing auto-initialize halting unit
JPH0232651B2 (de)
JP2663895B2 (ja) Ｃｐｕシミュレータ
JPH07200350A (ja) ソフトウェアデバッガ
TW480401B (en) Device for software control exception control flow of processor and its operating method
JP2954006B2 (ja) エミュレーション装置およびエミュレーション方法
JPS62168242A (ja) サブプロセツサデバツク方式
JPS62290942A (ja) デバツガ起動方式
JPS61233838A (ja) 情報処理装置
JPS61138361A (ja) 並列処理システム
JPS6277656A (ja) プログラムデバッグ方式
JPS6365986B2 (de)
JPS61282937A (ja) 情報処理装置
JPH02244232A (ja) 情報処理装置
JPS61221944A (ja) ソフトウエアデバツグ装置
JPH05204710A (ja) イベントトレース装置
JPS62166444A (ja) プログラムデバツグ装置
JPS62296236A (ja) マイクロプロセツサの割り込み処理装置
JP2002196938A (ja) 例外処理フロー用の装置及びその処理実行方法
JPH0272457A (ja) データ転送装置
JPH0772874B2 (ja) 割込み受取り装置
JPH0340132A (ja) 情報処理装置
JPH0724032B2 (ja) デバツグ用マイクロプロセツサ